数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MPC855 数据表(PDF) 2 Page - Motorola, Inc

部件名 MPC855
功能描述  Family Hardware Specifications
PDF  76 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MOTOROLA [Motorola, Inc]
网页  http://www.freescale.com
标志 MOTOROLA - Motorola, Inc

MPC855 数据表(HTML) 2 Page - Motorola, Inc

  MPC855 Datasheet HTML 1Page - Motorola, Inc MPC855 Datasheet HTML 2Page - Motorola, Inc MPC855 Datasheet HTML 3Page - Motorola, Inc MPC855 Datasheet HTML 4Page - Motorola, Inc MPC855 Datasheet HTML 5Page - Motorola, Inc MPC855 Datasheet HTML 6Page - Motorola, Inc MPC855 Datasheet HTML 7Page - Motorola, Inc MPC855 Datasheet HTML 8Page - Motorola, Inc MPC855 Datasheet HTML 9Page - Motorola, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 76 page
background image
2
MPC860 Family Hardware Specifications
MOTOROLA
Features
MPC8xx core that incorporates memory management units (MMUs) and instruction and
data caches and that implements the PowePC instruction set. The communications
processor module (CPM) from the MC68360 QUICC has been enhanced by the addition of
the inter-integrated controller (I2C) channel. The memory controller has been enhanced,
enabling the MPC860 to support any type of memory, including high-performance
memories and new types of DRAMs. A PCMCIA socket controller supports up to two
sockets. A real-time clock has also been integrated.
Table 1 shows the functionality supported by the members of the MPC860 family.
Part II Features
The following list summarizes the key MPC860 features:
Embedded single-issue, 32-bit MPC8xx core (implementing the PowerPC
architecture) with thirty-two 32-bit general-purpose registers (GPRs)
— The core performs branch prediction with conditional prefetch, without
conditional execution
— 4- or 8-Kbyte data cache and 4- or 16-Kbyte instruction cache (see Table 1)
– 16-Kbyte instruction caches are four-way, set-associative with 256 sets;
4-Kbyte instruction caches are two-way, set-associative with 128 sets.
– 8-Kbyte data caches are two-way, set-associative with 256 sets; 4-Kbyte data
caches are two-way, set-associative with 128 sets.
– Cache coherency for both instruction and data caches is maintained on 128-bit
(4-word) cache blocks.
Table 1. MPC860 Family Functionality
Part
Cache (Kbytes)
Ethernet
ATM
SCC
Ref. 1
1
Supporting documentation for these devices refers to the following:
1. MPC860 PowerQUICC User’s Manual (MPC860UM/D, Rev. 1).
2. MPC8XX ATM Supplement (MPC860SARUM/AD).
3. MPC860T (Rev. D), Fast Ethernet Controller Supplement (MPC860TREVDSUPP).
4. MPC855T User’s Manual (MPC855TUM/D, Rev. 1).
Instruction
Cache
Data Cache
10T
10/100
MPC860DE
4
4
Up to 2
2
1
MPC860DT
4
4
Up to 2
1
yes
2
1,2,3
MPC860DP
16
8
Up to 2
1
yes
2
1,2,3
MPC860EN
4
4
Up to 4
4
1
MPC860SR
4
4
Up to 4
yes
4
1,2
MPC860T
4
4
Up to 4
1
yes
4
1,2,3
MPC860P
16
8
Up to 4
1
yes
4
1,2,3
MPC855T
4
4
1
1
yes
1
4



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com