数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PCI7421 数据表(PDF) 69 Page - Texas Instruments

部件名 PCI7421
功能描述  DUAL SINGLE SOCKET CARDBUS AND ILTRAMEDIA CONTROLLER WITH INTEGRATED 1304-A - CONTROLLER WITH DEDICATED FLASH MEDIA SOCKET
PDF  298 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

PCI7421 数据表(HTML) 69 Page - Texas Instruments

Back Button PCI7421 Datasheet HTML 65Page - Texas Instruments PCI7421 Datasheet HTML 66Page - Texas Instruments PCI7421 Datasheet HTML 67Page - Texas Instruments PCI7421 Datasheet HTML 68Page - Texas Instruments PCI7421 Datasheet HTML 69Page - Texas Instruments PCI7421 Datasheet HTML 70Page - Texas Instruments PCI7421 Datasheet HTML 71Page - Texas Instruments PCI7421 Datasheet HTML 72Page - Texas Instruments PCI7421 Datasheet HTML 73Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 69 / 298 page
background image
3−13
Figure 3−10 illustrates a byte read. The read protocol is very similar to the write protocol, except the R/W command
bit must be set to 1 to indicate a read-data transfer. In addition, the PCI7x21/PCI7x11 master must acknowledge
reception of the read bytes from the slave transmitter. The slave transmitter drives the SDA signal during read data
transfers. The SCL signal remains driven by the PCI7x21/PCI7x11 master.
Sb6
b4
b5
b3 b2 b1 b0
0
b7 b6 b5 b4 b3
b2 b1 b0
AA
Slave Address
Word Address
R/W
Sb6
b4
b5
b3 b2 b1 b0
1
A
Slave Address
S/P = Start/Stop Condition
M = Master Acknowledgement
b7 b6
b4
b5
b3 b2 b1 b0
M
P
Data Byte
Start
Restart
R/W
A = Slave Acknowledgement
Stop
Figure 3−10. Serial-Bus Protocol—Byte Read
Figure 3−11 illustrates EEPROM interface doubleword data collection protocol.
S1
1
0
0
0
0
0
0
b7 b6 b5 b4 b3
b2 b1 b0
AA
Slave Address
Word Address
R/W
Data Byte 2
Data Byte 1
Data Byte 0
M
P
M
M
M = Master Acknowledgement
S/P = Start/Stop Condition
A = Slave Acknowledgement
Data Byte 3
M
S1
1
0
0
0
001
A
Restart
R/W
Slave Address
Start
Figure 3−11. EEPROM Interface Doubleword Data Collection
3.6.4
Serial-Bus EEPROM Application
When the PCI bus is reset and the serial-bus interface is detected, the PCI7x21/PCI7x11 controller attempts to read
the subsystem identification and other register defaults from a serial EEPROM.
This format must be followed for the PCI7x21/PCI7x11 controller to load initializations from a serial EEPROM. All bit
fields must be considered when programming the EEPROM.
The serial EEPROM is addressed at slave address 1010 000b by the PCI7x21/PCI7x11 controller. All hardware
address bits for the EEPROM must be tied to the appropriate level to achieve this address. The serial EEPROM chip
in the sample application (Figure 3−11) assumes the 1010b high-address nibble. The lower three address bits are
terminal inputs to the chip, and the sample application shows these terminal inputs tied to GND.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com