FT51CS-R datasheet(15/43 Pages) FTDI

15 / 43 page

FT51A Advanced MCU with 8051 Compatible Core IC Datasheet

Version 1.5

Doc ument N o.: FT _000877

C learance N o.: FT DI#420

3.2.14

I2C Slave

The FT51A provides an interface between the core and an I2C bus. It can work as a slave receiver or

transmitter depending on the working mode determined by the core. The core incorporates all features

required by the I2C specification. The Slave supports all the transmission modes: Standard, Fa st, Fast‐

plus and High Speed. Clock stretching is supported.

3.2.15

SPI Slave

The Serial Peripheral Interface Bus is an industry standard communications interface. Devices

communicate in Master / Slave mode, with the Master initiating the data transfer.

The SPI slave module has four signals – clock, slave select, MOSI (master out – slave in) and MISO

(master in – slave out).

3.2.16

SPI Master

External - SPI Slave

CLK

SS#

MISO

MOSI

Figure 3-2 – SPI Master

The SPI Master interface is used to interface to applications such as SD Cards.

The main purpose of the SPI Master block is to transfer data between an external SPI interface and the

FT51A. It does this under the control of the CPU and DMA engine via the o n-chip IO bus.

The SPI master module has seven signals – clock, slave select 0..3, MOSI (master out – slave in) and

MISO (master in – slave out).

The SPI Master protocol by default does not support any form of handshaking and the only available

mode is unmanaged.

The SPI Master clock can operate up to half of the CPU system clock:



CPU running at 48 Mhz would set the SPI maximum clock to 24 Mhz



CPU running at 24 Mhz would set the SPI maximum clock to 12 Mhz



CPU running at 12 Mhz would set the SPI maximum clock to 6 Mhz

3.2.17

Debugger

The purpose of the debugger interface is to provide the Integrated Development Environment (IDE) with

the following capabilities:



MTP Program.



Application debug - application code can have breakpoints, be single stepped and can be halted.



Detailed internal debug - memory read/write access.

The single wire interface has the following features:



Half Duplex Operation



1Mbps speed



1 start bit

FT51CS-R 数据表(PDF) 15 Page - Future Technology Devices International Ltd.

FT51CS-R 数据表(HTML) 15 Page - Future Technology Devices International Ltd.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43

数据表下载