| 数据搜索系统,热门电子元器件搜索 |
|
MF6 数据表(PDF) 13 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
MF6 数据表(HTML) 13 Page - National Semiconductor (TI) |
|
13 / 20 page ![]() 1.0 MF6 Application Hints (Continued) Schmitt-trigger threshold voltage levels can change signifi- cantly causing the R/C oscillator’s frequency to vary greatly from part to part. Where accuracy in f c is required an external clock can be used to drive the CLK R input of the MF6. This input is TTL logic level compatible and also presents a very light load to the external clock source (z2 µA) with split supplies and L. Sh tied to system ground. The logic level is programmed by the voltage applied to level shift (L. Sh) pin (See the Pin description for L. Sh pin). 1.2 POWER SUPPLY BIASING The MF6 can be biased from a single supply or dual split supplies. The split supply mode shown in Figure 2 and Fig- ure 3 is the most flexible and easiest to implement. As dis- cussed earlier split supplies, ±5V to ±7V, will enable the use of TTL or CMOS clock logic levels. Figure 4 shows two schemes for single supply biasing. In this mode only CMOS clock logic levels can be used. 1.3 OFFSET ADJUST The VosADJ pin is used in adjusting the output offset level of the filter section. If this pin is not used it must be tied to the analog ground (AGND) level, either mid-supply for single ended supply operation or ground for split supply operation. This pin sets the zero reference for the output of the filter. The implementation of this pin can be seen in Figure 5.In Figure 5a, DC offset is adjusted using a potentiometer; in Figure 5b, the Op-Amp integrator circuit keeps the average DC output level at AGND. The circuit in Figure 5b is therefore appropriate only for AC-coupled signals and signals biased at AGND. 1.4 INPUT IMPEDANCE The MF6 lowpass filter input (FILTER IN pin) is not a high im- pedance buffer input. This input is a switched capacitor re- sistor equivalent, and its effective impedance is inversely proportional to the clock frequency. The equivalent circuit of the input to the filter can be seen in Figure 6. The input ca- pacitor charges to the input voltage (V in) during one half of the clock period, during the second half the charge is trans- ferred to the feedback capacitor. The total transfer of charge in one clock cycle is therefore Q = C inVin, and since current is defined as the flow of charge per unit time the average in- put current becomes I in = Q/T DS005065-16 DS005065-17 FIGURE 5. V OS Adjust Schemes DS005065-18 a) Equivalent Circuit for MF6 Filter Input DS005065-19 b) Actual Circuit for MF6 Filter Input FIGURE 6. MF6 Filter Input www.national.com 13 |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |