数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AT89C51CC03U-RDTIM 数据表(PDF) 116 Page - ATMEL Corporation

部件名 AT89C51CC03U-RDTIM
功能描述  Enhanced 8-bit MCU with CAN Controller and Flash Memory
PDF  195 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ATMEL [ATMEL Corporation]
网页  http://www.atmel.com
标志 ATMEL - ATMEL Corporation

AT89C51CC03U-RDTIM 数据表(HTML) 116 Page - ATMEL Corporation

Back Button AT89C51CC03U-RDTIM Datasheet HTML 112Page - ATMEL Corporation AT89C51CC03U-RDTIM Datasheet HTML 113Page - ATMEL Corporation AT89C51CC03U-RDTIM Datasheet HTML 114Page - ATMEL Corporation AT89C51CC03U-RDTIM Datasheet HTML 115Page - ATMEL Corporation AT89C51CC03U-RDTIM Datasheet HTML 116Page - ATMEL Corporation AT89C51CC03U-RDTIM Datasheet HTML 117Page - ATMEL Corporation AT89C51CC03U-RDTIM Datasheet HTML 118Page - ATMEL Corporation AT89C51CC03U-RDTIM Datasheet HTML 119Page - ATMEL Corporation AT89C51CC03U-RDTIM Datasheet HTML 120Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 116 / 195 page
background image
116
AT89C51CC03
4182I–CAN–06/05
Table 61. CANBT2 Register
CANBT2 (S:B5h)
CAN Bit Timing Registers 2
Note:
The CAN controller bit timing registers must be accessed only if the CAN controller is dis-
abled with the ENA bit of the CANGCON register set to 0.
See Figure 52.
No default value after reset.
76
543
210
-
SJW 1
SJW 0
-
PRS 2
PRS 1
PRS 0
-
Bit
Number
Bit Mnemonic Description
7-
Reserved
The value read from this bit is indeterminate. Do not set this bit.
6-5
SJW1:0
Re-synchronization Jump Width
To compensate for phase shifts between clock oscillators of different bus
controllers, the controller must re-synchronize on any relevant signal edge of
the current transmission.
The synchronization jump width defines the maximum number of clock cycles.
A bit period may be shortened or lengthened by a re-synchronization.
4-
Reserved
The value read from this bit is indeterminate. Do not set this bit.
3-1
PRS2:0
Programming Time Segment
This part of the bit time is used to compensate for the physical delay times
within the network. It is twice the sum of the signal propagation time on the
bus line, the input comparator delay and the output driver delay.
0-
Reserved
The value read from this bit is indeterminate. Do not set this bit.
Tsjw = Tscl x (SJW [1..0] +1)
Tprs = Tscl x (PRS[2..0] + 1)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com