| 数据搜索系统,热门电子元器件搜索 |
|
AT89C51CC03U-RDTIM 数据表(PDF) 140 Page - ATMEL Corporation |
|
|
|||||||||||||||||||||||||||||
AT89C51CC03U-RDTIM 数据表(HTML) 140 Page - ATMEL Corporation |
|
140 / 195 page ![]() 140 AT89C51CC03 4182I–CAN–06/05 Reset Value = 00X0 XXXXb Not Bit addressable Serial Peripheral DATa Register (SPDAT) The Serial Peripheral Data Register (Table 94) is a read/write buffer for the receive/transmit data register. A Read of the SPDAT returns the value located in the receive buffer and not the content of the shift register. A Write of the SPDAT loads the data to be transmited in the transmit register. Table 94. SPDAT Register SPDAT - Serial Peripheral Data Register (0D6H) Reset Value = Indeterminate 4MODF Mode Fault - Set by hardware to indicate that the SS pin is in inappropriate logic level (in both master and slave modes). - Cleared by hardware when reading SPSCR When MODF error occurred: - In slave mode: SPI interface ignores all transmitted data while SS remains high. A new transmission is perform as soon as SS returns low. - In master mode: SPI interface is disabled (SPEN=0, see description for SPEN bit in SPCON register). 3SPTE Serial Peripheral Transmit register Empty - Set by hardware when transmit register is empty (if needed, SPDAT can be loaded with another data). - Cleared by hardware when transmit register is full (no more data should be loaded in SPDAT). 2UARTM Serial Peripheral UART mode Set and cleared by software: - Clear: Normal mode, data are transmitted MSB first (default) - Set: UART mode, data are transmitted LSB first. 1SPTEIE Interrupt Enable for SPTE Set and cleared by software: - Set to enable SPTE interrupt generation (when SPTE goes high, an interrupt is generated). - Clear to disable SPTE interrupt generation Caution: When SPTEIE is set no interrupt generation occurred when SPIF flag goes high. To enable SPIF interrupt again, SPTEIE should be cleared. 0MODFIE Interrupt Enable for MODF Set and cleared by software: - Set to enable MODF interrupt generation - Clear to disable MODF interrupt generation Bit Number Bit Mnemonic Description 76 543 210 R7 R6 R5 R4 R3 R2 R1 R0 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |