STA333IS datasheet(29/43 Pages) STMICROELECTRONICS

29 / 43 page

DocID022855 Rev 3

29/43

STA333IS

LRCK double trigger protection

The LDTE bit actively prevents double triggering of LRCLK.

Auto EAPD on clock loss

When active, the ECLE bit will issue a device power-down signal (EAPD) on clock loss

detection.

IC power-down

The PWDN register is used to put the IC in a low-power state. When PWDN is 0, the output

begins a soft-mute. After the mute condition is reached, EAPD is asserted to power down

the power stage, then the master clock to all internal hardware except the I2C block is gated.

This puts the IC in a very low power consumption state.

External amplifier power down

The EAPD register directly disables/enables the internal power circuitry.

When EAPD = 0, the internal power section is placed in a low-power state (disabled).

Table 35. LRCK double trigger protection

Bit

R/W

RST

Name

Description

R/W

LDTE

LRCLK double trigger protection enable

Table 36. Auto EAPD on clock loss

Bit

R/W

RST

Name

Description

R/W

ECLE

Auto EAPD on clock loss

Table 37. Power-down

Bit

R/W

RST

Name

Description

6R/W

1PWDN

0: power-down, low-power condition

1: normal operation

Table 38. External amplifier power-down

Bit

R/W

RST

Name

Description

R/W

EAPD

0: external power stage power-down active

1: normal operation

STA333IS 数据表(PDF) 29 Page - STMicroelectronics

STA333IS 数据表(HTML) 29 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43

数据表下载

链接网址

STA333IS 数据表(PDF) 29 Page - STMicroelectronics

STA333IS 数据表(HTML) 29 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43

数据表 下载

链接网址

数据表下载