数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

IXDP610 数据表(PDF) 2 Page - IXYS Corporation

部件名 IXDP610
功能描述  Bus Compatible Digital PWM Controller, IXDP 610
PDF  8 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  IXYS [IXYS Corporation]
网页  http://www.ixys.com
标志 IXYS - IXYS Corporation

IXDP610 数据表(HTML) 2 Page - IXYS Corporation

  IXDP610 Datasheet HTML 1Page - IXYS Corporation IXDP610 Datasheet HTML 2Page - IXYS Corporation IXDP610 Datasheet HTML 3Page - IXYS Corporation IXDP610 Datasheet HTML 4Page - IXYS Corporation IXDP610 Datasheet HTML 5Page - IXYS Corporation IXDP610 Datasheet HTML 6Page - IXYS Corporation IXDP610 Datasheet HTML 7Page - IXYS Corporation IXDP610 Datasheet HTML 8Page - IXYS Corporation  
Zoom Inzoom in Zoom Outzoom out
 2 / 8 page
background image
© 2001 IXYS/DEI All rights reserved
2
IXDP 610
Symbol
Definition
Maximum Ratings
Operating Range
min. max.
V
CC
Supply voltage
4.5
5.5
V
T
A
Operating free air temperature
-40
85
°C
Symbol
Definition/Condition
Characteristic Values
(Over operating range, unless otherwise specified)
min.
typ.
max.
V
IH(CMOS)
Input High Voltage
ODIS
3.8
V
CC +0.3 V
V
IL(CMOS)
Input Low Voltage
ODIS
-0.3
1.2
V
V
H
Input Hysteresis
ODIS
0.3
0.5
V
V
OH
Output High Voltage OUT1 I
OH = -20 mA
2.4
V
OUT2
V
OL
Output Low Voltage OUT1 I
OL = 20 mA
0.4
V
OUT2
V
IH(TTL)
Input High Voltage
All Inputs
2.0
V
CC +0.3 V
Except ODIS
V
IL(TTL)
Input Low Voltage
All Inputs
-0.3
0.8
V
Except ODIS
I
LI
Input Leakage
All Inputs
-10
-0.1
10
µA
Current
0 < V
I < VCC
I
CC
Power Supply
f
CLK = 5 MHz
3.5
10 mA
Current
V
IH = VCC or 0
Symbol
Definition/Condition
Characteristic Values
(T
A = 25°C, VCC = 5 V ± 10 %, C1 = 50 pF)
No. see
-40...85
°C
Fig. 3-6
typ.
min. max.
1t
AVWL
SEL Stable to WR Low
5
ns
2t
WHAX
SEL Stable after WR High
10
ns
3t
SLWL
CS Low to WR Low
5
ns
4t
WHSH
CS High after WR High
5
ns
5t
WLWH
WR Pulse Width
8
20
ns
6t
DVWH
Data Valid to WR High
5
ns
7t
WHDX
Data Held after WR High
10
20
ns
8f
CLK
Clock Frequency
50*
050* MHz
9t
CLCH
Clock Pulse Duration Low
12.5
12.5
ns
t
CHCL
High
12.5
12.5
ns
10 t
CHOV
CLK to Output when
5+½T
CLK**
5
5+T
CLK
ns
Writing to PW latch
11 t
ODLOL
ODIS Low to Output Low
20
50
ns
12 t
WHOL
WR High to Output Low
30
60
ns
When Writing Stop to the
Control latch
13 t
RLRH
RST Low Time
50
ns
* Output will change 1 rising CLOCK edge +5ns after WR (see Fig. 6)
** T
clk = 1/fclk
Numbers in the Fig. 3 to 6 corres-
ponding to the time values on the
bottom left of this page.
Fig. 3 Write operation timing diagram
Fig. 4 Output disable to outputs off
timing
Fig. 5 Stop to outputs off timing
Fig. 6 CLOCK to output when writing
to PW latch
OUT 1 or OUT2
WR
OUT1
OUT2
1
8
10
<5ns
9
9
23
CLK
WR



Html Pages

1 2 3 4 5 6 7 8


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com