| 数据搜索系统,热门电子元器件搜索 |
|
IXDP610 数据表(PDF) 1 Page - IXYS Corporation |
|
|
|||||||||||||||||||||||||||||
IXDP610 数据表(HTML) 1 Page - IXYS Corporation |
|
1 / 8 page ![]() © 2001 IXYS/DEI All rights reserved IXDP 610 1 Description The IXDP610 Digital Pulse Width Modulator (DPWM) is a programmable CMOS LSI device which accepts digital pulse width data from a microprocessor and generates two complementary, non-overlapping, pulse width modula- ted signals for direct digital control of switching power bridge. The DPWM is designed to be operated under the direct control of a microprocessor and interfaces easily with most standard microprocessor and microcomputer buses. The IXDP610 is packaged in an 18-Pin slim DP. The PWM waveform generated by the IXDP610 results from comparing the output of the Pulse Width counter to the number stored in the Pulse Width Latch (see below). A programmable "dead-time" is incorporated into the PWM waveform. The Dead-Time Logic disables both outputs on each transition of the Comparator output for the required dead-time interval. The output stage provides complemen- tary PWM output signals capable of Bus Compatible Digital PWM Controller, IXDP 610 sinking and sourcing 20 mA at TTL voltage levels. The Output Disable logic can be activated either by software or hardware. This facilitates cycle-by-cycle current-limit, short- circuit, over-temperature, and desaturation protection schemes. The IXDP610 is capable of operating at PWM frequencies from zero to 390kHz; the dead-time is programmable from zero to 14 clock cycles (0 to 11 % of the PWM cycle), which allows operation with fast power MOSFETs, IGBTs, and bipolar power transistors. A trade-off between PWM frequency and resolution is provided by selecting the counter resolution to be 7-bit or 8-bit. The 20 mA output drive makes the IXDP610 capable of directly driving opto isolators and Smart Power devices. The fast response to pulse width commands is achieved by instantaneous change of the outputs to correspond to the new command. This eliminates the one-cycle delay usually associated with other digital PWM implementations. Features G Microcomputer bus compatible G Two complementary outputs for direct control of a switching power bridge G Dynamically programmable pulse width ranges from 0 to 100 % G Two modes of operation: 7-bit or 8- bit resolution G Switching frequency range up to 390 kHz G Programmable Dead-time Counter prevents switching overlap G Cycle-by-Cycle disable input to protect against over-current, over- temperature, etc. G Outputs may be disabled under software control G Special locking bit prevents damage to the stage in the event of a software failure G 18-pin slim DIP package Dimensions in inch and mm 18-Pin Slim DIP Symbol Definition Maximum Ratings V CC Supply voltage -0.3 ... 5.5 V V IN Input voltage -0.3 ... V CC + 0.3 V V out Output voltage -0.3 ... V CC + 0.3 V P D Maximum power dissipation 500 mW T stg Storage temperature range -40 ... 125 °C |
类似零件编号 - IXDP610 |
|
类似说明 - IXDP610 |
|
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |