数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STM32L476RG 数据表(PDF) 183 Page - STMicroelectronics

部件名 STM32L476RG
功能描述  Ultra-low-power ARM® Cortex®-M4 32-bit MCUFPU, 100DMIPS, up to 1MB Flash, 128 KB SRAM, USB OTG FS, LCD, analog, audio
PDF  232 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STM32L476RG 数据表(HTML) 183 Page - STMicroelectronics

Back Button STM32L476RG Datasheet HTML 179Page - STMicroelectronics STM32L476RG Datasheet HTML 180Page - STMicroelectronics STM32L476RG Datasheet HTML 181Page - STMicroelectronics STM32L476RG Datasheet HTML 182Page - STMicroelectronics STM32L476RG Datasheet HTML 183Page - STMicroelectronics STM32L476RG Datasheet HTML 184Page - STMicroelectronics STM32L476RG Datasheet HTML 185Page - STMicroelectronics STM32L476RG Datasheet HTML 186Page - STMicroelectronics STM32L476RG Datasheet HTML 187Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 183 / 232 page
background image
DocID025976 Rev 4
183/232
STM32L476xx
Electrical characteristics
207
Quad SPI characteristics
Unless otherwise specified, the parameters given in Table 84 and Table 85 for Quad SPI
are derived from tests performed under the ambient temperature, fAHB frequency and VDD
supply voltage conditions summarized in Table 22: General operating conditions, with the
following configuration:
•
Output speed is set to OSPEEDRy[1:0] = 11
•
Capacitive load C = 15 or 20 pF
•
Measurement points are done at CMOS levels: 0.5 ₓ VDD
Refer to Section 6.3.14: I/O port characteristics for more details on the input/output alternate
function characteristics.
Table 84. Quad SPI characteristics in SDR mode(1)
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
FCK
1/t(CK)
Quad SPI clock frequency
1.71 < VDD< 3.6 V, CLOAD = 20 pF
Voltage Range 1
--
40
MHz
1.71 < VDD< 3.6 V, CLOAD = 15 pF
Voltage Range 1
--
48
2.7 < VDD< 3.6 V, CLOAD = 15 pF
Voltage Range 1
--
60
1.71 < VDD < 3.6 V CLOAD = 20 pF
Voltage Range 2
--
26
tw(CKH)
Quad SPI clock high and
low time
fAHBCLK= 48 MHz, presc=0
t(CK)/2-2
-
t(CK)/2
ns
tw(CKL)
t(CK)/2
-
t(CK)/2+2
ts(IN)
Data input setup time
Voltage Range 1
4
-
-
Voltage Range 2
3.5
-
-
th(IN)
Data input hold time
Voltage Range 1
5.5
-
-
Voltage Range 2
6.5
-
-
tv(OUT)
Data output valid time
Voltage Range 1
-
2.5
5
Voltage Range 2
-
3
5
th(OUT)
Data output hold time
Voltage Range 1
1.5
-
-
Voltage Range 2
2
-
-
1. Guaranteed by characterization results.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com