| 数据搜索系统,热门电子元器件搜索 |
|
PC87306 数据表(PDF) 13 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
PC87306 数据表(HTML) 13 Page - National Semiconductor (TI) |
|
13 / 110 page ![]() 10 Pin Description (Continued) TABLE 1-1 Pin Descriptions (Alphabetical) (Continued) Symbol Pin IO Function IRQ8 13 O Interrupt 8 Real-Time Clock interrupt request output This is an open-drain output IRQ12 4 IO Interrupt 12 KBC’s mouse interrupt generated from internal P25 of the KBC KBCLK 94 IO Keyboard Clock output Connected internally to KBC’s T0 KBDAT 93 IO Keyboard Data output Connected internally to KBC’s P10 MCLK 91 IO Mouse Clock output Connected internally to KBC’s T1 MDAT 92 IO Mouse Data output Connected internally to KBC’s P11 MR 20 I Master Reset Active high input that resets the controller to the idle state and resets all disk interface outputs to their inactive states The DOR DSR CCR Mode command Configure command and Lock command parameters are cleared to their default values The Specify command parameters are not affected The Configuration Registers are set to their selected default values MSEN01 79 78 I Media Sense These pins are Media Sense input pins when bit 0 of FCR is 0 Each pin has a 40 kX internal pull-up resistor MTR0 1 75 72 O FDC Motor Select 0 1 These are the motor enable lines for drives 0 and 1 and are controlled by bits D7 – D4 of the Digital Output register They are active low outputs They are encoded with information to control four FDDs when bit 4 of the Function Enable Register (FER) is set MTR0 exchanges logical motor values with MTR1 when bit 4 of FCR is set (See DR01 ) P12 – P17 141 – 146 IO KBC IO Port Quasi-bidirectional port for general purpose input and output P20 21 147 148 IO KBC IO Port Open-drain port for general purpose input and output PD0 – 7 136 – 133 IO Parallel Port Data These bidirectional pins transfer data to and from the peripheral data bus and the parallel port Data Register These pins have high current drive capability (See DC Electrical 131 – 128 Characteristics) PDACK0 1 26 138 I Parallel Port DMA Acknowledge Active low input to acknowledge a connected printer’s DMA request and enable the RD and WR inputs during a DMA transfer These inputs are valid only in Enhanced Capabilities Port (ECP) mode At any given moment one of these two pins is connected The pin which is not selected is ignored See bit 3 of SCF1 for pin selection PDRQ0 1 25 70 O Parallel Port DMA Request Active high output which signals the DMA controller that a printer data transfer is required These outputs are valid only in ECP mode These pins are in TRI-STATE when not selected At any given moment one of these two pins is connected See bit 3 of SCF1 for pin selection PE 125 I Parallel Port Paper End This input is set high by a connected printer which is out of paper This pin has a nominal 25 kX pull-down resistor attached to it RD 44 I Read Active low input to signal a data read by the microprocessor RDATA 63 I FDC Read Data This input is the raw serial data read from the floppy disk drive RI1 2 105 95 I Ring Indicator When low this indicates that a telephone ring signal has been received by the MODEM The RI signal is a MODEM status input whose condition the CPU can test by reading bit 6 (RI) of the MODEM Status Register (MSR) for the appropriate serial channel Bit 6 is the complement of the RI signal Bit 2 (TERI) of the MSR indicates whether the RI input has changed from low to high since the previous reading of the MSR Note When the TERI bit of the MSR is set an interrupt is generated if MODEM Status interrupts are enabled RTS1 2 109 101 O Request to Send When low this output indicates to the MODEM or data set that the UART is ready to exchange data The RTS signal can be set to an active low by programming bit 1 (RTS) of the MODEM Control Register to a high level A Master Reset operation sets this signal to its inactive (high) state Loop mode operation holds this signal to its inactive state (See BADDR0 for further information) SELCS 87 I National Strap Pin A40kX internal pull-up resistor Do not pull this pin low during reset (See CS0CF bit 7) 13 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |