数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PC97338 数据表(PDF) 101 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
部件名 PC97338
功能描述  ACPI 1.0 and PC98/99 Compliant SuperI/O
PDF  221 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NSC [National Semiconductor (TI)]
网页  http://www.national.com
标志 NSC - National Semiconductor (TI)

PC97338 数据表(HTML) 101 Page - National Semiconductor (TI)

Back Button PC97338 Datasheet HTML 97Page - National Semiconductor (TI) PC97338 Datasheet HTML 98Page - National Semiconductor (TI) PC97338 Datasheet HTML 99Page - National Semiconductor (TI) PC97338 Datasheet HTML 100Page - National Semiconductor (TI) PC97338 Datasheet HTML 101Page - National Semiconductor (TI) PC97338 Datasheet HTML 102Page - National Semiconductor (TI) PC97338 Datasheet HTML 103Page - National Semiconductor (TI) PC97338 Datasheet HTML 104Page - National Semiconductor (TI) PC97338 Datasheet HTML 105Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 101 / 221 page
background image
101
www.national.com
3.6.7
The MODE Command
This command selects the special features of the con-
troller. The bits in the command bytes of the MODE
command are set to their default values after a hard-
ware reset.
Command Phase
Second Command Phase Byte
Bit 0 - Extended Track Range (ETR)
This bit determines how the track number is
stored. It is cleared to 0 after a software reset.
0 - Track number is stored as a standard 8-bit
value compatible with the IBM, ISO, and
Toshiba Perpendicular formats.
This allows access of up to 256 tracks during
a seek operation. (Default)
1 - Track number is stored as a 12-bit value.
The upper four bits of the track value are
stored in the upper four bits of the head num-
ber in the sector address field.
This allows access of up to 4096 tracks during
a seek operation. With this bit set, an extra
byte is required in the SEEK command phase
and SENSE INTERRUPT result phase.
Bits 3,2 - Low-Power Mode (LOW PWR)
These bits determine whether or not the FDC pow-
ers down and, if it does, they specific how long it
will take.
These bits disable power down, i.e., are cleared to
0, after a software reset.
00 - Disables power down. (Default)
01 - Automatic power down.
At a 500 Kbps data transfer rate, the FDC will
go into low-power mode 512 msec after it be-
comes idle.
At a 250 Kbps data transfer rate, the FDC will
go into low-power mode 1 second after it be-
comes idle.
10 - Manual power down.
The FDC powers down mode immediately.
11 - Not used.
Bit 5 - Implied Seek (IPS)
This bit determines whether the Implied Seek
(IPS) bit in a command phase byte of a read, write,
scan, or verify command is ignored or READ.
A software reset clears this bit to its default value
of 0.
0 - The IPS bit in the command byte of a read,
write, scan, or verify is ignored. (Default)
Implied seeks can still be enabled by the En-
able Implied Seeks (EIS) bit (bit 6 of the third
command phase byte) in the CONFIGURE
command.
1 - The IPS bit in the command byte of a read,
write, scan, or verify is read.
If it is set to 1, the controller performs seek
and sense interrupt operations before execut-
ing the command.
Bit 6 - Index Address Format (IAF)
This bit determines whether the controller formats
tracks with or without an index address field.
A software reset clears this bit to its default value
of 0.
0 - The controller formats tracks with an index ad-
dress field. (IBM and Toshiba Perpendicular
format).
1 - The controller formats tracks without an index
address field. (ISO format).
Bit 7 - Motor Timer Values (TMR)
This bit determines which group of values to use to
calculate the Delay Before Processing and Delay
After Processing times. The value of each is pro-
grammed using the SPECIFY command, which is
described on page 116 and in Tables 58 and 59.
A software reset clears this bit to its default value
of 0.
0 - Use the TMR = 0 group of values. (Default)
1 - Use the TMR = 1 group of values.
Third Command Phase Byte
Bit 4 - RECALIBRATE Step Pulses (R255)
This bit determines the maximum number of
RECALIBRATE step pulses the controller issues
before terminating with an error, depending on the
value of the Extended Track Range (ETR) bit, i.e.,
bit 0 of the second command phase byte in the
MODE command.
A software reset clears this bit to its default value
of 0.
0 - If ETR (bit 0) = 0, the controller issues a maxi-
mum of 85 recalibration step pulses.
7654
3210
0000
0001
TMR
IAF
IPS
0
LOW PWR
0
ETR
FWR FRD
BST R255
0000
DENSEL
BFR WLD
Head Settle Factor
0000
0000



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com