| 数据搜索系统,热门电子元器件搜索 |
|
TNETV2665FIBZWT4 数据表(PDF) 140 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TNETV2665FIBZWT4 数据表(HTML) 140 Page - Texas Instruments |
|
140 / 249 page ![]() TMS320C6424 SPRS347D – MARCH 2007 – REVISED DECEMBER 2009 www.ti.com Table 6-6. C6424 EDMA Channel Synchronization Events (1) (continued) EDMA EVENT NAME EVENT DESCRIPTION CHANNEL 42 GPBNKINT2 GPIO Bank 2 Interrupt 43 GPBNKINT3 GPIO Bank 3 Interrupt 44 GPBNKINT4 GPIO Bank 4 Interrupt 45 GPBNKINT5 GPIO Bank 5 Interrupt 46 GPBNKINT6 GPIO Bank 6 Interrupt 47 – Reserved 48 TEVTL0 Timer 0 Event Low Interrupt 49 TEVTH0 Timer 0 Event High Interrupt 50 TEVTL1 Timer 1 Event Low Interrupt 51 TEVTH1 Timer 1 Event High Interrupt 52 PWM0 PWM 0 Event 53 PWM1 PWM 1 Event 54 PWM2 PWM 2 Event 55-63 – Reserved 6.4.2 EDMA Peripheral Register Description(s) Table 6-7 lists the EDMA registers, their corresponding acronyms, and C6424 device memory locations. Table 6-7. C6424 EDMA Registers HEX ADDRESS ACRONYM REGISTER NAME Channel Controller Registers 0x01C0 0000 - 0x01C0 0003 Reserved 0x01C0 0004 CCCFG EDMA3CC Configuration Register 0x01C0 0008 - 0x01C0 01FF Reserved Global Registers 0x01C0 0200 QCHMAP0 QDMA Channel 0 Mapping to PaRAM Register 0x01C0 0204 QCHMAP1 QDMA Channel 1 Mapping to PaRAM Register 0x01C0 0208 QCHMAP2 QDMA Channel 2 Mapping to PaRAM Register 0x01C0 020C QCHMAP3 QDMA Channel 3 Mapping to PaRAM Register 0x01C0 0210 QCHMAP4 QDMA Channel 4 Mapping to PaRAM Register 0x01C0 0214 QCHMAP5 QDMA Channel 5 Mapping to PaRAM Register 0x01C0 0218 QCHMAP6 QDMA Channel 6 Mapping to PaRAM Register 0x01C0 021C QCHMAP7 QDMA Channel 7 Mapping to PaRAM Register 0x01C0 0240 DMAQNUM0 DMA Queue Number Register 0 (Channels 00 to 07) 0x01C0 0244 DMAQNUM1 DMA Queue Number Register 1 (Channels 08 to 15) 0x01C0 0248 DMAQNUM2 DMA Queue Number Register 2 (Channels 16 to 23) 0x01C0 024C DMAQNUM3 DMA Queue Number Register 3 (Channels 24 to 31) 0x01C0 0250 DMAQNUM4 DMA Queue Number Register 4 (Channels 32 to 39) 0x01C0 0254 DMAQNUM5 DMA Queue Number Register 5 (Channels 40 to 47) 0x01C0 0258 DMAQNUM6 DMA Queue Number Register 6 (Channels 48 to 55) 0x01C0 025C DMAQNUM7 DMA Queue Number Register 7 (Channels 56 to 63) 0x01C0 0260 QDMAQNUM CC QDMA Queue Number 0x01C0 0264 - 0x01C0 0283 – Reserved 0x01C0 0284 QUEPRI Queue Priority Register 0x01C0 0288 - 0x01C0 02FF – Reserved 0x01C0 0300 EMR Event Missed Register 140 Peripheral Information and Electrical Specifications Copyright © 2007–2009, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Link(s): TMS320C6424 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |