TNETV2665ZWT4 datasheet(153/249 Pages) TI1

153 / 249 page

TMS320C6424

www.ti.com

SPRS347D – MARCH 2007 – REVISED DECEMBER 2009

1. Max Reset is initiated by the emulator or the watchdog timer.

During this time, the following happens:

–

The reset signals flow to the entire chip resetting all the modules on chip except the emulation

logic.

–

The PLL Controllers are reset thereby, switching back to PLL Bypass Mode and resetting all their

registers to default values. Both PLL1 and PLL2 are placed in reset and lose lock.

–

The RESETOUT pin becomes asserted (low), indicating the device is in reset.

2. After device initialization is complete, the PLL Controllers pause the system clocks for 10 cycles. At the

end of these 10 cycles, the RESETOUT pin is deasserted (driven high).

At this point:

–

The I/O pins are controlled by the default peripherals (default peripherals are determined by

PINMUX0 and PINMUX1 registers).

–

The clock and reset of each peripheral is determined by the default settings of the Power and Sleep

Controller (PSC).

–

The PLL Controllers are operating in PLL Bypass Mode.

–

The C64x+ begins executing from DSPBOOTADDR (determined by bootmode selection).

After the reset sequence, the boot sequence begins. Since the boot and configuration pins are not latched

with a Max Reset, the previous values (as shown in the BOOTCFG register) are used to select the boot

mode. For more details, see the Using the TMS320C642x Bootloader Application Report (literature

number SPRAAK5).

After the boot sequence, follow the software initialization sequence described in Section 3.8, Device

Initialization Sequence After Reset.

6.5.4

CPU Local Reset

The C64x+ DSP CPU has an internal reset input that allows a host (PCI/HPI) to control it. This reset is

configured through a register bit (MDCTL[39].LRST) in the Power Sleep Controller (PSC) module. When in

C64x+ local reset, the slave DMA port on C64x+ will remain active and the internal memory will be

accessible. For procedures on asserting and de-asserting CPU local reset by the host, see the

TMS320C642x Power and Sleep Controller (PSC) Reference Guide (literature number SPRUEN8).

For information on peripheral selection at the rising edge of POR or RESET, see Section 3, Device

Configurations of this data manual.

6.5.5

Peripheral Local Reset

The user can configure the local reset and clock state of a peripheral through programming the PSC.

Table 6-4, C6424 LPSC Assignments identifies the LPSC numbers and the peripherals capable of being

locally reset by the PSC. For more detailed information on the programming of these peripherals by the

PSC, see the TMS320C642x Power and Sleep Controller (PSC) Reference Guide (literature number

SPRUEN8).

6.5.6

Reset Priority

If any of the above reset sources occur simultaneously, the PLLC only processes the highest priority reset

request. The reset request priorities are as follows (high to low):

•

Power-on Reset

•

Maximum Reset

•

Warm Reset

•

CPU Reset

Peripheral Information and Electrical Specifications

153

Submit Documentation Feedback

Product Folder Link(s): TMS320C6424

TNETV2665ZWT4 数据表(PDF) 153 Page - Texas Instruments

TNETV2665ZWT4 数据表(HTML) 153 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载