TNETV2665ZWT4 datasheet(156/249 Pages) TI1

156 / 249 page

TMS320C6424

SPRS347D – MARCH 2007 – REVISED DECEMBER 2009

www.ti.com

their respective peripheral (after the peripheral is enabled by the PSC).

•

Low Group: These pins are low by default, and remain low until configured otherwise by their

respective peripheral (after the peripheral is enabled by the PSC).

•

High Group: These pins are high by default, and remain high until configured otherwise by their

respective peripheral (after the peripheral is enabled by the PSC).

•

Z/Low Group (Z-to-Low Group): These pins are 3-stated when device-level global reset source (e.g.,

POR, RESET or Max Reset) is asserted. When the reset source is deasserted, these pins drive a logic

low.

•

Z/High Group (Z-to-High Group): These pins are 3-stated when device-level global reset source

(e.g., POR, RESET or Max Reset) is asserted. When reset source is deasserted, these pins drive a

logic high.

•

Clock Group: These clock pins are toggling by default. They paused momentarily before RESETOUT

is deasserted (high). The only pin in the Clock Group is CLKOUT0.

This is a list of possible default peripherals and how they control the pins during reset:

•

GPIO: All GPIO pins behave according to Z Group.

Note: The following EMIFA list only includes pins that can default to function as EMIFA signals.

•

EMIFA: These EMIFA signals are multiplexed with boot and configuration pins: EM_A[4], EM_A[2:0],

EM_BA[0], EM_BA[1]; therefore, they are forced 3-stated throughout RESETOUT.

–

Z+/Low Group: EM_A[4], EM_A[2:0]

–

Z+/High Group: EM_BA[0], EM_BA[1], EM_OE, EM_WE

–

Z+/Invalid Group: EM_D[15:0]

–

Z/Low Group: EM_A[21:5], EM_A[3], EM_R/W

–

Z/High Group: EM_CS2

–

Z Group: EM_WAIT

•

DDR2 Memory Controller:

–

Clock Group: DDR_CLK, DDR_CLK

–

DDR2 Z Group: DDR_DQM[3:0], DDR_DQS[3:0], DDR_D[31:0]

–

DDR2 Low Group: DDR_CKE, DDR_BS[2:0], DDR_A[12:0]

–

DDR2 High Group: DDR_CS, DDR_WE, DDR_RAS, DDR_CAS

•

PCI: All PCI pins behave according to Z Group.

•

I2C: All I2C pins behave according to Z Group.

•

JTAG: TDO, EMU0, and EMU1 pins behave according to Z Group. TCK, TDI, TMS, and TRST are

input-only pins.

•

Clock: CLKOUT0

For more information on the pin behaviors during device-level global reset, see Figure 6-7 and Figure 6-8

in Section 6.5.9, Reset Electrical Data/Timing.

156

Peripheral Information and Electrical Specifications

Submit Documentation Feedback

Product Folder Link(s): TMS320C6424

TNETV2665ZWT4 数据表(PDF) 156 Page - Texas Instruments

TNETV2665ZWT4 数据表(HTML) 156 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载