LNBH29 datasheet(9/31 Pages) STMICROELECTRONICS

9 / 31 page

DocID023065 Rev 3

9/31

LNBH29

Pin configuration

Figure 4. Pin connections QFN16 (3x3) and (4x4) (top view)

AM11890v1

GND

DSQIN/

EXTM

VUP

PGND

SDA

ISEL

VCC

VOUT

VBYP

ADDR

SCL

Table 2. Pin description

Pin n°

Symbol

Name

Pin function

N-Mos drain

Integrated N-channel Power MOSFET drain.

P-GND

Power ground

DC-DC converter power ground. To be connected directly to the

Epad.

ADDR

Address setting

Two I²C bus addresses available by setting the address pin level

voltage. See Table 11.

SCL

Serial clock

Clock from I²C bus.

SDA

Serial data

Bi-directional data from/to I²C bus.

ISEL

Current selection

The resistor “RSEL” connected between ISEL and GND defines the

linear regulator current limit threshold. Refer to Section 2.4.

GND

Analog ground

Analog circuits ground. To be connected directly to the Epad.

BYP

Bypass capacitor

Needed for internal pre-regulator filtering. The BYP pin is intended

only to connect an external ceramic capacitor. Any connection of

this pin to external current or voltage sources may cause

permanent damage to the device.

VCC

Supply input

8 to 17.5 V IC DC-DC power supply.

VOUT

LNB output port

Output of the integrated very low drop linear regulator. See Table 7

for voltage selection and description.

VUP

Step-up voltage

Input of the linear post-regulator. The voltage on this pin is

monitored by the internal step-up controller to keep a minimum

dropout across the linear pass transistor.

LNBH29 数据表(PDF) 9 Page - STMicroelectronics

LNBH29 数据表(HTML) 9 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31

数据表下载