| 数据搜索系统,热门电子元器件搜索 |
|
TNETV2685FIBZUTA7 数据表(PDF) 68 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TNETV2685FIBZUTA7 数据表(HTML) 68 Page - Texas Instruments |
|
68 / 191 page ![]() CLKIN 2 3 4 4 5 1 TMS320DM647 TMS320DM648 SPRS372H – MAY 2007 – REVISED APRIL 2012 www.ti.com 6.4.4 PLL1 Controller Input and Output Clock Electrical Data/Timing Table 6-8. Timing Requirements for CLKIN1(1)(2) (see Figure 6-6) 720, 800, 900, 1100 NO. PLL MODES(3) UNIT MIN MAX 1 tc(CLKIN1) Cycle time, CLKIN1 15 40 ns 2 tw(CLKIN1H) Pulse duration, CLKIN1 high 0.4C ns 3 tw(CLKIN1L) Pulse duration, CLKIN1 low 0.4C ns 4 tt(CLKIN1) Transition time, CLKIN1 1.2 ns 5 tJ(CLKIN1) Period jitter, (peak-to-peak), CLKIN1 100 ps (1) The reference points for the rise and fall transitions are measured at 3.3-V VIL MAX and VIH MIN. (2) C = CLKIN1 cycle time in ns. For example, when CLKIN1 frequency is 50 MHz, use C = 20 ns. (3) The PLL1 multiplier factors (x1 [BYPASS], x16 to x32) further limit the MIN and MAX values for tc(CLKIN1). See Section 6.3.5 for supported PLL1 multiplier factors. Figure 6-6. CLKIN1 Timing 6.4.5 PLL1 Controller Register Description(s) A summary of the PLL1 controller registers is shown in Table 6-9. Table 6-9. PLL1 and Reset Controller Registers Memory Map HEX ADDRESS RANGE REGISTER NAME DESCRIPTION 0x020E 0000 PID Peripheral Identification and Revision Information Register 0x020E 00E4 RSTYPE Reset Type Register 0x020E 0100 PLLCTL PLL Controller 1 Operations Control Register 0x020E 0110 PLLM PLL Controller 1 Multiplier Control Register 0x020E 0114 PREDIV PLL Pre-Divider Control Register 0x020E 011C PLLDIV2 PLL Controller 1 Control-Divider 2 Register (SYSCLK2) 0x020E 0138 PLLCMD PLL Controller 1 Command Register 0x020E 013C PLLSTAT PLL Controller 1 Status Register (Shows PLLC1 Status) 0x020E 0140 ALNCTL PLL Controller Clock Align Control Register 0x020E 0144 DCHANGE PLLDIV Ratio Change Status Register 0x020E 0150 SYSTAT PLL Controller 1 System Clock Status 1 Register (Indicates SYSCLK on/off Status) 0x020E 0160 PLLDIV4 PLL Controller 1 Control-Divider 4 Register (SYSCLK4) 68 Peripheral Information and Electrical Specifications Copyright © 2007–2012, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Link(s): TMS320DM647 TMS320DM648 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |