数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

L6985F 数据表(PDF) 45 Page - STMicroelectronics

部件名 L6985F
功能描述  Internal current limiting
PDF  65 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

L6985F 数据表(HTML) 45 Page - STMicroelectronics

Back Button L6985F Datasheet HTML 41Page - STMicroelectronics L6985F Datasheet HTML 42Page - STMicroelectronics L6985F Datasheet HTML 43Page - STMicroelectronics L6985F Datasheet HTML 44Page - STMicroelectronics L6985F Datasheet HTML 45Page - STMicroelectronics L6985F Datasheet HTML 46Page - STMicroelectronics L6985F Datasheet HTML 47Page - STMicroelectronics L6985F Datasheet HTML 48Page - STMicroelectronics L6985F Datasheet HTML 49Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 45 / 65 page
background image
DocID027836 Rev 2
45/65
L6985F
Application notes
65
The CDELAY is dimensioned accordingly with Equation 41:
Equation 41
The maximum suggested capacitor value is 270 nF.
6.5
Synchronization (LNM)
Beating frequency noise is an issue when multiple switching regulators populate the same
application board. The L6985F synchronization circuitry features the same switching
frequency for a set of regulators simply connecting their SYNCH pin together, so preventing
beating noise. The master device provides the synchronization signal to the others since the
SYNCH pin is I/O able to deliver or recognize a frequency signal.
For proper synchronization of multiple regulators, all of them have to be configured with the
same switching frequency (see Table 6 on page 11), so the same resistor connected at the
FSW pin.
In order to minimize the RMS current flowing through the input filter, the L6985F device
provides a phase shift of 180° between the master and the SLAVES. If more than two
devices are synchronized, all slaves will have a common 180° phase shift with respect to
the master.
Considering two synchronized L6985F devices which regulates the same output voltage
(i.e.: operating with the same duty cycle), the input filter RMS current is optimized and is
calculated as:
Equation 42
The graphical representation of the input RMS current of the input filter in the case of two
devices with a 0° phase shift (synchronized to an external signal) or a 180° phase shift
(synchronized connecting their SYNCH pins) regulating the same output voltage is provided
in Figure 34. To dimension the proper input capacitor please refer to Section 6.6.1: Input
capacitor selection on page 50.
CDELAY
ISSCH TDELAY
VDELAY
------------------------------------------
2
AT
DELAY
1.234V
-------------------------------------
==
IRMS
IOUT
2
------------
2D
1 2D

if D < 0.5
IOUT
2
------------
2D 1
 22D

if D > 0.5
=



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com