SPC564A80L7 datasheet(21/157 Pages) STMICROELECTRONICS

21 / 157 page

SPC564A74L7, SPC564A80B4, SPC564A80L7

Introduction

Doc ID 15399 Rev 9

21/157

–

SPRAM shared between host CPU and eTPU2, supporting communication either

between channels and host or inter-channel

–

Hardware implementation of four semaphores support coherent parameter

sharing between both eTPU engines

–

Dual-parameter coherency hardware support allows atomic access to two

parameters by host

●

Test and development support features:

–

Nexus Class 1 debug, supporting single-step execution, arbitrary microinstruction

execution, hardware breakpoints and watchpoints on several conditions

–

Software breakpoints

–

SCM continuous signature-check built-in self test (MISC - multiple input signature

calculator), runs concurrently with eTPU2 normal operation

1.5.12

Reaction module

The reaction module provides the ability to modulate output signals to manage closed loop

control without CPU assistance. It works in conjunction with the eQADC and eTPU2 to

increase system performance by removing the CPU from the current control loop.

The reaction module has the following features:

●

Six reaction channels

●

Each channel output is a bus of three signals, providing ability to control 3 inputs.

●

Each channel can implement a peak and hold waveform, making it possible to

implement up to six independent peak and hold control channels

Target applications include solenoid control for direct injection systems and valve control in

automatic transmissions

1.5.13

eQADC

The enhanced queued analog to digital converter (eQADC) block provides accurate and fast

conversions for a wide range of applications. The eQADC provides a parallel interface to two

on-chip analog to digital converters (ADC), and a single master to single slave serial

interface to an off-chip external device. Both on-chip ADCs have access to all the analog

channels.

The eQADC prioritizes and transfers commands from six command conversion command

‘queues’ to the on-chip ADCs or to the external device. The block can also receive data from

the on-chip ADCs or from an off-chip external device into the six result queues, in parallel,

independently of the command queues. The six command queues are prioritized with

Queue_0 having the highest priority and Queue_5 the lowest. Queue_0 also has the added

ability to bypass all buffering and queuing and abort a currently running conversion on either

ADC and start a Queue_0 conversion. This means that Queue_0 will always have a

deterministic time from trigger to start of conversion, irrespective of what tasks the ADCs

were performing when the trigger occurred. The eQADC supports software and external

hardware triggers from other blocks to initiate transfers of commands from the queues to the

on-chip ADCs or to the external device. It also monitors the fullness of command queues

and result queues, and accordingly generates DMA or interrupt requests to control data

movement between the queues and the system memory, which is external to the eQADC.

The ADCs also support features designed to allow the direct connection of high impedance

acoustic sensors that might be used in a system for detecting engine knock. These features

SPC564A80L7 数据表(PDF) 21 Page - STMicroelectronics

SPC564A80L7 数据表(HTML) 21 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载