ST72361AR4-Auto datasheet(97/279 Pages) STMICROELECTRONICS

97 / 279 page

ST72361xx-Auto

PWM auto-reload timer (ART)

Doc ID 12468 Rev 3

97/279

11.3

Control/status register (ARTCSR)

Read/Write

Reset value: 0000 0000 (00h)

Bit 7 = EXCL External Clock

This bit is set and cleared by software. It selects the input clock for the 7-bit prescaler.

0: CPU clock.

1: External clock.

Bit 6:4 = CC[2:0] Counter Clock Control

These bits are set and cleared by software. They determine the prescaler division ratio from

fINPUT.

Bit 3 = TCE Timer Counter Enable

This bit is set and cleared by software. It puts the timer in the lowest power consumption

mode.

0: Counter stopped (prescaler and counter frozen).

1: Counter running.

Bit 2 = FCRL Force Counter Re-Load

This bit is write-only and any attempt to read it will yield a logical zero. When set, it causes

the contents of ARTARR register to be loaded into the counter, and the content of the

prescaler register to be cleared in order to initialize the timer before starting to count.

Bit 1 = OIE Overflow Interrupt Enable

This bit is set and cleared by software. It allows to enable/disable the interrupt which is

generated when the OVF bit is set.

0: Overflow Interrupt disable.

1: Overflow Interrupt enable.

EXCL

CC2

CC1

CC0

TCE

FCRL

OIE

OVF

Table 43.

Counter clock control

fCOUNTER

With fINPUT=8 MHz

CC2

CC1

CC0

fINPUT

fINPUT / 2

fINPUT / 4

fINPUT / 8

fINPUT / 16

fINPUT / 32

fINPUT / 64

fINPUT / 128

8 MHz

4 MHz

2 MHz

1 MHz

500 kHz

250 kHz

125 kHz

62.5 kHz

ST72361AR4-Auto 数据表(PDF) 97 Page - STMicroelectronics

ST72361AR4-Auto 数据表(HTML) 97 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载