数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STHDLS101A 数据表(PDF) 7 Page - STMicroelectronics

部件名 STHDLS101A
功能描述  Enhanced AC coupled HDMI level shifter with configurable HPD output
PDF  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STHDLS101A 数据表(HTML) 7 Page - STMicroelectronics

Back Button STHDLS101A Datasheet HTML 3Page - STMicroelectronics STHDLS101A Datasheet HTML 4Page - STMicroelectronics STHDLS101A Datasheet HTML 5Page - STMicroelectronics STHDLS101A Datasheet HTML 6Page - STMicroelectronics STHDLS101A Datasheet HTML 7Page - STMicroelectronics STHDLS101A Datasheet HTML 8Page - STMicroelectronics STHDLS101A Datasheet HTML 9Page - STMicroelectronics STHDLS101A Datasheet HTML 10Page - STMicroelectronics STHDLS101A Datasheet HTML 11Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 24 page
background image
STHDLS101A
Pin configuration
Doc ID 15756 Rev 1
7/24
3.1
Pin description
Table 2.
Pin description
Pin
number
Name
Type
Function
1GND
Power
Ground
2
VCC33
Power
3.3 V±10% DC supply
3
FUNCTION1
Vendor-specific
control or test
pins
Function pins are to enable vendor-specific features or
test modes. For normal operation, these pins are tied to
GND or VCC33
For consistent interoperability, GND is the preferred
default connection for these signals. Provides equalizer
6dB lift at high frequencies
4
FUNCTION2
Vendor-specific
control or test
pins
Function pins are to enable vendor-specific features or
test modes
For normal operation, these pins are tied to GND or
VCC33
For consistent interoperability, GND is the preferred
default connection for these signals. Provides 5 dB
equalizer gain at all frequencies
5GND
Power
Ground
6
REXT
Analog
Connection to external resistor. Resistor value
specified by device manufacturer.
Acceptable connections to this pin are:
– Resistor to GND
– Resistor to 3.3 V
– NC (direct connections to VCC or GND are through a
0
Ω resistor for layout compatibility
7
HPD_SOURCE
Output
Buffer from the 0 V to 5 V input signal. The output
buffer stage is configurable based on the FUNCTION3
pin settings as desribed in the table below:
FUNCTION3
HPD_SINK
HPD_SOURCE
0Low
Open-drain,
connected an
external pull up to
the desired
supply
(normally 1 V)
0
High (5 V)
Low (0 V)
1
Low (0 V)
Low (0 V)
1
High (5 V)
High (3 V)
8
SDA_SOURCE
I/O
3.3 V DDC data I/O. Pulled-up by external termination
to 3.3 V. Connected to SDA_SINK through voltage-
limiting integrated NMOS pass-gate



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com