数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

LRI64 数据表(PDF) 10 Page - STMicroelectronics

部件名 LRI64
功能描述  Memory TAG IC, 64-bit Unique ID with WORM User Area 13.56MHz, ISO15693 and ISO18000-3 Mode 1 Compliant
PDF  38 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

LRI64 数据表(HTML) 10 Page - STMicroelectronics

Back Button LRI64 Datasheet HTML 6Page - STMicroelectronics LRI64 Datasheet HTML 7Page - STMicroelectronics LRI64 Datasheet HTML 8Page - STMicroelectronics LRI64 Datasheet HTML 9Page - STMicroelectronics LRI64 Datasheet HTML 10Page - STMicroelectronics LRI64 Datasheet HTML 11Page - STMicroelectronics LRI64 Datasheet HTML 12Page - STMicroelectronics LRI64 Datasheet HTML 13Page - STMicroelectronics LRI64 Datasheet HTML 14Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 38 page
background image
LRI64
10/38
COMMUNICATIONS SIGNAL FROM LRI64 TO VCD
ISO 15693 and ISO 18000-3 Mode 1 standards
define several modes, for some parameters, to ca-
ter for use in different application requirements
and noise environments. The LRI64 does not sup-
port all of these modes, but supports the single
subcarrier mode at the fast data rate.
Load Modulation
The LRI64 is capable of communication to the
VCD via the inductive coupling between the two
antennas. The carrier is loaded, with a subcarrier
with frequency fS, generated by switching a load in
the LRI64.
The amplitude of the variation to the signal, as re-
ceived on the VCD antenna, is at least 10mV,
when measured as described in the test methods
defined in International Standard ISO10373-7.
Subcarrier
The LRI64 supports the one subcarrier modulation
response format. This format is selected by the
VCD using the first bit in the protocol header.
The frequency, fS, of the subcarrier load modula-
tion is 423.75kHz (=fC/32).
Data Rate
The LRI64 response uses the high data rate for-
mat (26.48 kbits/s). The selection of the data rate
is made by the VCD using the second bit in the
protocol header.
Bit Representation and Coding using One
Subcarrier, at the High Data Rate
Data bits are encoded using Manchester coding,
as described in Figure 10. and Figure 11.
Logic 0. A logic 0 starts with 8 pulses of
423.75kHz (fC/32) followed by an unmodulated
period of 18.88µs as shown in Figure 10.
Figure 10. Logic 0, High Data Rate
Logic 1. A logic 1 starts with an unmodulated
period of 18.88µs followed by 8 pulses of
423.75kHz (fC/32) as shown in Figure 11.
Figure 11. Logic 1, High Data Rate
AI06663
37.76 µs
AI06664
37.76 µs



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com