数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STA533WF 数据表(PDF) 7 Page - STMicroelectronics

部件名 STA533WF
功能描述  Multipower BCD technology
PDF  15 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STA533WF 数据表(HTML) 7 Page - STMicroelectronics

Back Button STA533WF Datasheet HTML 3Page - STMicroelectronics STA533WF Datasheet HTML 4Page - STMicroelectronics STA533WF Datasheet HTML 5Page - STMicroelectronics STA533WF Datasheet HTML 6Page - STMicroelectronics STA533WF Datasheet HTML 7Page - STMicroelectronics STA533WF Datasheet HTML 8Page - STMicroelectronics STA533WF Datasheet HTML 9Page - STMicroelectronics STA533WF Datasheet HTML 10Page - STMicroelectronics STA533WF Datasheet HTML 11Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 15 page
background image
STA533WF
Applications information
Doc ID 17658 Rev 2
7/15
3
Applications information
The STA533WF is a dual-channel H-bridge audio power amplifier that can deliver 20 W per
channel into 8
Ω with 10% THD at VCC = 18 V with high efficiency.
The STA533WF converts both FFX and binary-logic-controlled PWM signals into audio
power at the load. It includes a logic interface, integrated bridge drivers, high-efficiency
MOSFET outputs and thermal and short-circuit protection circuitry.
In FFX mode, two logic-level signals per channel are used to control the high-speed
MOSFET switches which drive the speaker load in a bridge configuration, according to the
damped ternary modulation operation.
In binary mode, both full-bridge and half-bridge modes are supported.
The STA533WF includes overcurrent and thermal protection as well as an undervoltage
lockout with automatic recovery. A thermal warning status is also provided.
Figure 4.
Block diagram for FFX or binary modes
Figure 5.
Block diagram for binary half-bridge mode
Logic interface and decode
The STA533WF power outputs are controlled using one or two logic-level timing signals. In
order to provide a proper logic interface, pin VL must have the same voltage as the PWM
input signal.
Logic
interface
and
decode
OUTPL
OUTNL
Left
H-bridge
Protection
circuit
Regulators
OUTPR
OUTNR
Right
H-bridge
INL[1,2]
VL
PWRDN
TRISTATE
FAULT
THWARN
INR[1,2]
OUTPL
Left A
bridge
Logic
interface
and
decode
Protection
circuit
Regulators
INL[1,2]
VL
PWRDN
TRISTATE
FAULT
THWARN
INR[1,2]
OUTNL
Left B
bridge
OUTPR
Right A
bridge
OUTNR
Right B
bridge



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com