| 数据搜索系统,热门电子元器件搜索 |
|
R5F104FAD 数据表(PDF) 89 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
R5F104FAD 数据表(HTML) 89 Page - Renesas Technology Corp |
|
89 / 213 page ![]() RL78/G14 2. ELECTRICAL SPECIFICATIONS (TA = -40 to +85 °C) R01DS0053EJ0330 Rev. 3.30 Page 89 of 208 Aug 12, 2016 Caution Select the normal input buffer for the SIp pin and SCKp pin and the normal output mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg). Remark p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0), g: PIM number (g = 3, 5) CSI mode connection diagram (during communication at same potential) CSI mode connection diagram (during communication at same potential) (Slave Transmission of slave select input function (CSI00)) Remark 1. p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31) Remark 2. m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13) (4) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input) (TA = -40 to +85°C, 1.6 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V) (2/2) Parameter Symbol Conditions HS (high-speed main) mode LS (low-speed main) mode LV (low-voltage main) mode Unit MIN. MAX. MIN. MAX. MIN. MAX. SSI00 setup time tSSIK DAPmn = 0 2.7 V ≤ EVDD0 ≤ 5.5 V 120 120 120 ns 1.8 V ≤ EVDD0 ≤ 5.5 V 200 200 200 ns 1.7 V ≤ EVDD0 ≤ 5.5 V 400 400 400 ns 1.6 V ≤ EVDD0 ≤ 5.5 V — 400 400 ns DAPmn = 1 2.7 V ≤ EVDD0 ≤ 5.5 V 1/fMCK + 120 1/fMCK + 120 1/fMCK + 120 ns 1.8 V ≤ EVDD0 ≤ 5.5 V 1/fMCK + 200 1/fMCK + 200 1/fMCK + 200 ns 1.7 V ≤ EVDD0 ≤ 5.5 V 1/fMCK + 400 1/fMCK + 400 1/fMCK + 400 ns 1.6 V ≤ EVDD0 ≤ 5.5 V —1/fMCK + 400 1/fMCK + 400 ns SSI00 hold time tKSSI DAPmn = 0 2.7 V ≤ EVDD0 ≤ 5.5 V 1/fMCK + 120 1/fMCK + 120 1/fMCK + 120 ns 1.8 V ≤ EVDD0 ≤ 5.5 V 1/fMCK + 200 1/fMCK + 200 1/fMCK + 200 ns 1.7 V ≤ EVDD0 ≤ 5.5 V 1/fMCK + 400 1/fMCK + 400 1/fMCK + 400 ns 1.6 V ≤ EVDD0 ≤ 5.5 V —1/fMCK + 400 1/fMCK + 400 ns DAPmn = 1 2.7 V ≤ EVDD0 ≤ 5.5 V 120 120 120 ns 1.8 V ≤ EVDD0 ≤ 5.5 V 200 200 200 ns 1.7 V ≤ EVDD0 ≤ 5.5 V 400 400 400 ns 1.6 V ≤ EVDD0 ≤ 5.5 V — 400 400 ns SCKp SOp User's device SCK SI SIp SO RL78 microcontroller SCK00 SO00 User's device SCK SI SI00 SO SSI00 SSO RL78 microcontroller |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |