| 数据搜索系统,热门电子元器件搜索 |
|
WM8602SEDS/V 数据表(PDF) 17 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM8602SEDS/V 数据表(HTML) 17 Page - Wolfson Microelectronics plc |
|
17 / 46 page ![]() Product Preview WM8602 w PP Rev 1.5 May 2004 17 I 2S MODE In I 2S mode, the MSB is sampled on the second rising edge of BCLK following a LRCLK transition. LRCLK is low during the left samples and high during the right samples. Figure 11 I 2S Mode Timing Diagram DSP MODE A AND B In DSP mode, the Left channel MSB is available on either the 1 st (mode B) or 2nd (mode A) rising edge of BCLK (selectable by LRP) following a rising edge of LRCLK. Right channel data immediately follows left channel data. Depending on word length, BCLK frequency and sample rate, there may be unused BCLK cycles between the LSB of the right channel data and the next sample. Figure 12 DSP Mode A Timing Diagram Figure 13 DSP Mode B Timing Diagram |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |