IC-HTP datasheet(39/51 Pages) ICHAUS

39 / 51 page

prel

imin

ary

prel

imin

ary

iC-HTP

DUAL CW P-TYPE LASER DIODE DRIVER

Rev B1, Page 39/51

The register map consists of 64 addresses subdivided

in three different pages:

• Read-only page, addr. 0x00 to 0x0F: iC-HTP sta-

tus, ADC readouts, thermometer readout and chip

revision.

• Configuration page (integrity monitored), read-

-write registers, addr. 0x10 to 0x1F.

• Validation page, read-write registers, addr. 0x30

to 0x3F.

Read-only registers

Read-only registers are sub-divided as well into sta-

tus registers (addr. 0x00 to 0x01) and measurement

registers. Status registers are normally latched to 1

on events and cleared on read (see individual regis-

ter description). Measurement registers are dual-port

and can be accessed simultaneously with the measure-

ments in progress. ADC1(addr. 0x03 to 0x04) and

ADC2 (addr. 0x05 to 0x06) are 10 bit registers split into

two 8 bit registers each and must be accessed in block

mode (automatic address increment) to ensure data

not changing during the read.

Configuration page (integrity monitored)

The configuration page (addr. 0x10 to 0x1F) contains

the registers that control the driver. Every write opera-

tion to any of the registers of this page will be internally

duplicated to the correspondent register at the valida-

tion page. After the write operation, the correspondent

validation register will contain the inverted value of the

configuration register.

Validation page

The validation page (addr. 0x30 to 0x3F) can be read or

written normally. Only when a write procedure is made

to any of the configuration registers the correspondent

validation pair will be written with the inverted value of

the configuration register as well.

Both the configuration and validation pages are initial-

ized during power-up. This event is signaled at the

STATUS0 register (bit 0, INITRAM). In standby mode

(NSTBY = lo) the RAM is not reset if any write com-

mand has been executed and therefore, configuration

and validation pages keep the stored information and

INITRAM remains unset. Entering standby mode after

power-up without any write command, the RAM will be

initialized again and the INITRAM bit will be set to 1

again. Any VDD power-down event signaled at the STA-

TUS0 register outside the standby mode (NSTBY = hi)

requires a RAM content check regardless of the state

of the INITRAM bit to ensure data is not corrupted.

Possible start-up sequence:

1. iC-HTP starts in operation mode with default con-

figuration. INITRAM, PDOVBLx and PDOVDD

error bits must be set in STATUSx, DISC1 (addr.

0x10, bit 3) and DISC2 (addr. 0x15, bit 3) are set

to 1.

2. Write MODE(1:0) = "10" register (addr. 0x1C) to

enable the configuration mode.

3. Configure the laser channels.

4. Read back to verify a correct data transfer.

5. Set the DISC1, DISC2 bits to 0 on used channels.

6. Read the status registers(addr. 0x00, 0x01, 0x02)

to detect possible errors and validate status. If

any error exists, read again to ensure its validity.

7. Write MODE(1:0) = "01" register (addr. 0x1C) to

apply the configuration and enable the memory

integrity check.

8. During operation: monitor the status registers

checking for errors. The NCHK pin signals any

set status bit if not masked. This pin can be used

to trigger an microcontroller interrupt line.

IC-HTP 数据表(PDF) 39 Page - IC-Haus GmbH

IC-HTP 数据表(HTML) 39 Page - IC-Haus GmbH

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51

数据表下载