CS61577 datasheet(13/44 Pages) CIRRUS

13 / 44 page

Loss of Signal

The receiver will indicate loss of signal after

power-up, reset or upon receiving 175 consecu-

tive zeros. A digital counter counts received

zeros, based on RCLK cycles. A zero is received

when the RTIP and RRING inputs are below the

input comparator slicing threshold level estab-

lished by the peak detector. After the signal is

removed for a period of time the data slicing

threshold leve l decays to approxi ma tely

300 mVpeak.

The receiver reports loss of signal by setting the

Loss of Signal pin, LOS, high. If the serial inter-

face is used, the LOS bit will be set and an

interrupt will be issued on INT (unless disabled).

LOS will return low (asserting the INT pin again

in Host Mode) upon receipt of 3 ones in 32 bit

periods with no more than 15 consecutive zeros.

Note that in the Host Mode, LOS is simultane-

ously available from both the register and pin 12.

RPOS/RNEG or RDATA are forced low during

LOS unless the jitter attenuator is disabled. (See

"Jitter Attenuator" section)

If ACLKI is present during the LOS state, ACLKI

is switched into the input of the jitter attenuator,

resulting in RCLK matching the frequency of

ACLKI. The jitter attenuator buffers any instanta-

ne ous ch ang es in p hase between the last

recovered clock and the ACLKI reference clock.

This means that RCLK will smoothly transition

to the new frequency. If ACLKI is not present,

then the crystal oscillator of the jitter attenuator is

forced to its center frequency. Table 6 shows the

status of RCLK upon LOS.

Jitter Attenuator

The jitter attenuator reduces wander and jitter in

the recovered clock signal. It consists of a 32-bit

FIFO, a crystal oscillator, a set of load capacitors

for the crystal, and control logic. The jitter attenu-

ator exceeds the jitter attenuation requirements of

Publications 43802 and REC. G.742.

The jitter attenuator works in the following man-

ner. The recovered clock and data are input to the

FIFO with the recovered clock controlling the

FIFO’s write pointer. The crystal oscillator con-

trols the FIFO’s read pointer which reads data out

of the FIFO and presents it at RPOS and RNEG

(or RDATA). The update rate of the read pointer

is analogous to RCLK. By changing the load ca-

pacitance that the IC presents to the crystal, the

oscillation frequency is adjusted to the average

frequency of the recovered signal. Logic deter-

mines the phase relationship between the read and

write pointers and decides how to adjust the load

capacitance of the crystal. Thus the jitter attenu-

ator behaves as a first-order phase lock loop. Jitter

is absorbed in the FIFO according to the jitter

transfer characteristic shown in Figure 12.

Crystal

present?

ACLKI

present?

Source of RCLK

Yes

ACLKI

Yes

Centered Crystal

Yes

ACLKI via the

Jitter Attenuator

Table 6. RCLK Status at LOS

MODE

(pin 5)

CLKE

(pin 28)

DATA

CLOCK

Clock Edge for

Valid Data

LOW

(<0.2V)

RPOS

RNEG

RCLK

Rising

HIGH

(>(V+) - 0.2V)

LOW

RPOS

RNEG

SDO

RCLK

SCLK

Rising

Falling

HIGH

(>(V+) - 0.2V)

HIGH

RPOS

RNEG

SDO

RCLK

SCLK

Falling

Rising

MIDDLE

(2.5V)

RDATA

RCLK

Falling

X = Don’t Care

Table 5. Data Output/Clock Relationship

CS61577

DS155PP2

CS61577 数据表(PDF) 13 Page - Cirrus Logic

CS61577 数据表(HTML) 13 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44

数据表下载

链接网址

CS61577 数据表(PDF) 13 Page - Cirrus Logic

CS61577 数据表(HTML) 13 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44

数据表 下载

链接网址

数据表下载