数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD7656ABSTZ 数据表(PDF) 21 Page - Analog Devices

部件名 AD7656ABSTZ
功能描述  250 kSPS, 6-Channel, Simultaneous Sampling, Bipolar 16-Bit ADC
PDF  29 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD7656ABSTZ 数据表(HTML) 21 Page - Analog Devices

Back Button AD7656ABSTZ Datasheet HTML 17Page - Analog Devices AD7656ABSTZ Datasheet HTML 18Page - Analog Devices AD7656ABSTZ Datasheet HTML 19Page - Analog Devices AD7656ABSTZ Datasheet HTML 20Page - Analog Devices AD7656ABSTZ Datasheet HTML 21Page - Analog Devices AD7656ABSTZ Datasheet HTML 22Page - Analog Devices AD7656ABSTZ Datasheet HTML 23Page - Analog Devices AD7656ABSTZ Datasheet HTML 24Page - Analog Devices AD7656ABSTZ Datasheet HTML 25Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 29 page
background image
AD7656A
Data Sheet
Changing the Analog Input Range (H/S SEL = 0)
The AD7656A RANGE pin allows the user to select either ±2 ×
VREF or ±4 × VREF as the analog input range for the six analog
inputs. When the H/S SEL pin is low, the logic state of the
RANGE pin is sampled on the falling edge of the BUSY signal
to determine the range for the next simultaneous conversion.
When the RANGE pin is logic high at the falling edge of the
BUSY signal, the range for the next conversion is ±2 × VREF.
When the RANGE pin is logic low at the falling edge of the
BUSY signal, the range for the next conversion is ±4 × VREF.
After a RESET pulse, the range is updated on the first falling
BUSY edge after the RESET pulse.
Changing the Analog Input Range (H/S SEL = 1)
When the H/S SEL pin is high, the range can be changed by
writing to the control register. Bits[DB12:DB10] in the control
register are used to select the analog input ranges for the next
conversion. Each analog input pair has an associated range bit,
allowing independent ranges to be programmed on each ADC
pair. When the RNGx bit is set to 1, the range for the next
conversion is ±2 × VREF. When the RNGx bit is set to 0, the
range for the next conversion is ±4 × VREF.
Serial Interface (SER/PAR/SEL = 1)
By pulsing one, two, or all three CONVST x signals, the AD7656A
use their on-chip trimmed oscillator to simultaneously convert
the selected channel pairs on the rising edge of CONVST x.
After the rising edge of CONVST x, the BUSY signal goes high
to indicate that the conversion has started. It returns low when
the conversion is complete 3 µs later. The output register is
loaded with the new conversion results, and data can be read
from the AD7656A. To read the data back from the device over
the serial interface, tie SER/PAR high. The CS and SCLK signals
are used to transfer data from the AD7656A. The device has three
DOUT x pins: DOUT A, DOUT B, and DOUT C. Data can be
read back from the device using one, two, or all three DOUT x
lines.
Figure 26 shows six simultaneous conversions and the read
sequence using three DOUT x lines. Also in Figure 26, 32 SCLK
transfers are used to access data from the AD7656A; however,
two 16 SCLK individually framed transfers with the CS signal
can also be used to access the data on the three DOUT x lines.
When the serial interface is selected and the conversion data
clocks out on all three DOUTx lines, tie DB0/SEL A, DB1/SEL B,
and DB2/SEL C to VDRIVE. These pins are used to enable the
DOUT A to DOUT C lines, respectively.
If it is required to clock conversion data out on two data out lines,
use DOUT A and DOUT B. To enable DOUT A and DOUT B,
tie DB0/SEL A and DB1/SEL B to VDRIVE and tie DB2/SEL C low.
When six simultaneous conversions are performed and only two
DOUT x lines are used, a 48 SCLK transfer can be used to
access the data from the AD7656A. The read sequence is shown
in Figure 27 for a simultaneous conversion on all six ADCs
using two DOUT x lines. If a simultaneous conversion occurred
on all six ADCs, only two DOUT x lines are used to read the
results from the AD7656A. DOUT A clocks out the result from
V1, V2, and V5, and DOUT B clocks out the results from V3,
V4, and V6.
Data can also be clocked out using just one DOUT x line, in which
case, use DOUT A to access the conversion data. To configure the
AD7656A to operate in this mode, tie DB0/SEL A to VDRIVE and
tie DB1/SEL B and DB2/SEL C low. The disadvantage of using
only one DOUT x line is that the throughput rate is reduced.
Data can be accessed from the AD7656A using one 96-SCLK
transfer, three 32-SCLK individually framed transfers, or six 16-
SCLK individually framed transfers. In serial mode, tie the RD
signal low. Leave the unused DOUT x line(s) unconnected in serial
mode.
V1
V2
CONVST A,
CONVST B,
CONVST C
BUSY
CS
DOUT A
DOUT B
DOUT C
32
V3
V4
V5
V6
SCLK
16
tQUIET
tACQ
tCONVERT
Figure 26. Serial Interface with Three DOUT x Lines
Rev. 0 | Page 20 of 28



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com