CS61577-IP1 datasheet(29/44 Pages) ETC

29 / 44 page

Interfacing The CS61577 With the CS62180B

T1 Transceiver

To interface with the CS62180B, connect the de-

vices as shown in Figure A5. In this case, the line

interface and CS62180B are in host mode con-

trolled by a microprocessor serial interface. If the

line interface is used in Hardware Mode, then the

line interface RCLK output must be inverted be-

fore being input to the CS62180B. If the

CS61577 is used in Extended Hardware Mode,

the RCLK output does not have to be inverted be-

fore being input to the CS62180B.

ACLK

TCLK

RCLK

RPOS

RNEG

TPOS

TNEG

CS62180B

CLKE

SCLK

INT

SDO

SDI

TCLK

TPOS

TNEG

RNEG

RPOS

RCLK

SCLK

SDO

SDI

TO HOST CONTROLLER

V+

100k

1.544 MHz

CLOCK

SIGNAL

CS61577

V+

22k

MODE

Figure A4. Interfacing the CS61577 with a CS62180B

(Host Mode)

CS61577

DS155PP2

CS61577-IP1 数据表(PDF) 29 Page - List of Unclassifed Manufacturers

CS61577-IP1 数据表(HTML) 29 Page - List of Unclassifed Manufacturers

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44

数据表下载