P89LPC924 datasheet(2/49 Pages) PHILIPS

2 / 49 page

Philips Semiconductors

P89LPC924/925

8-bit microcontrollers with accelerated two-clock 80C51 core

Product data

Rev. 03 — 15 December 2004

2 of 49

9397 750 14471

2.2 Additional features

s 20-pin TSSOP package.

s A high performance 80C51 CPU provides instruction cycle times of 111 ns to

222 ns for all instructions except multiply and divide when executing at 18 MHz.

This is six times the performance of the standard 80C51 running at the same

clock frequency. A lower clock frequency for the same performance results in

power savings and reduced EMI.

s In-Application Programming of the Flash code memory. This allows changing the

code in a running application.

s Serial Flash programming allows simple in-circuit production coding. Flash

security bits prevent reading of sensitive application programs.

s Watchdog timer with separate on-chip oscillator, requiring no external

components. The watchdog prescaler is selectable from eight values.

s Low voltage reset (Brownout detect) allows a graceful system shutdown when

power fails. May optionally be conﬁgured as an interrupt.

s Idle and two different Power-down reduced power modes. Improved wake-up from

Power-down mode (a low interrupt input starts execution). Typical Power-down

current is 1

µA (total Power-down with voltage comparators disabled).

s Active-LOW reset. On-chip power-on reset allows operation without external reset

components. A reset counter and reset glitch suppression circuitry prevent

spurious and incomplete resets. A software reset function is also available.

s Oscillator Fail Detect. The watchdog timer has a separate fully on-chip oscillator

allowing it to perform an oscillator fail detect function.

s Programmable port output conﬁguration options:

x quasi-bidirectional,

x open drain,

x push-pull,

x input-only.

s Port ‘input pattern match’ detect. Port 0 may generate an interrupt when the value

of the pins match or do not match a programmable pattern.

s LED drive capability (20 mA) on all port pins. A maximum limit is speciﬁed for the

entire chip.

s Controlled slew rate port outputs to reduce EMI. Outputs have approximately

10 ns minimum ramp times.

s Only power and ground connections are required to operate the P89LPC924/925

when internal reset option is selected.

s Four interrupt priority levels.

s Eight keypad interrupt inputs, plus two additional external interrupt inputs.

s Second data pointer.

s Schmitt trigger port inputs.

s Emulation support.

P89LPC924 数据表(PDF) 2 Page - NXP Semiconductors

P89LPC924 数据表(HTML) 2 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49

数据表下载