数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADT7320UCPZ-R2 数据表(PDF) 18 Page - Analog Devices

部件名 ADT7320UCPZ-R2
功能描述  16-Bit Digital SPI Temperature Sensor
PDF  25 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADT7320UCPZ-R2 数据表(HTML) 18 Page - Analog Devices

Back Button ADT7320UCPZ-R2 Datasheet HTML 14Page - Analog Devices ADT7320UCPZ-R2 Datasheet HTML 15Page - Analog Devices ADT7320UCPZ-R2 Datasheet HTML 16Page - Analog Devices ADT7320UCPZ-R2 Datasheet HTML 17Page - Analog Devices ADT7320UCPZ-R2 Datasheet HTML 18Page - Analog Devices ADT7320UCPZ-R2 Datasheet HTML 19Page - Analog Devices ADT7320UCPZ-R2 Datasheet HTML 20Page - Analog Devices ADT7320UCPZ-R2 Datasheet HTML 21Page - Analog Devices ADT7320UCPZ-R2 Datasheet HTML 22Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 25 page
background image
Data Sheet
ADT7320
Rev. 0 | Page 17 of 24
SERIAL INTERFACE
ADT7320
GND
SCLK
DOUT
DIN
CT
INT
VDD
10kΩ
10kΩ
PULL-UP
TO VDD
0.1µF
MICROCONTROLLER
VDD
CS
Figure 14. Typical SPI Interface Connection
The ADT7320 has a 4-wire serial peripheral interface (SPI). The
interface has a data input pin (DIN) for writing data to the device, a
data output pin (DOUT) for reading data back from the device,
and a serial data clock pin (SCLK) for clocking data into and out of
the device. A chip select pin (CS) enables or disables the serial
interface. CS is required for correct operation of the interface.
Data is clocked out of the
on the falling edge of SCLK,
and data is clocked into the device on the rising edge of SCLK.
ADT7320
SPI COMMAND BYTE
All data transactions on the bus begin with the master taking
CS from high to low and sending out the command byte. The
command byte indicates to the
whether the transaction
is a read or a write and provides the address of the register for the
data transfer.
shows the command byte.
ADT7320
Table 15
Table 15. Command Byte
C7
C6
C5
C4
C3
C2
C1
C0
0
R/W
Register address
0
0
0
Bit C7, Bit C2, Bit C1, and Bit C0 of the command byte must all be
set to 0 to successfully begin a bus transaction. The SPI interface
does not work correctly if a 1 is written into any of these bits.
Bit C6 is the read/write bit; 1 indicates a read, and 0 indicates
a write.
Bits[C5:C3] contain the target register address. One register can
be read from or written to per bus transaction.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com