 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
PCI7620 数据表(PDF) 39 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
PCI7620 数据表(HTML) 39 Page - Texas Instruments |
|
|
39 / 248 page  2–18 Table 2–13. CardBus PC Card Address and Data Terminals SOCKET A TERMINAL SOCKET B TERMINAL I/O DESCRIPTION NAME NUMBER NAME NUMBER I/O DESCRIPTION A_CAD31 A_CAD30 A_CAD29 A_CAD28 A_CAD27 A_CAD26 A_CAD25 A_CAD24 A_CAD23 A_CAD22 A_CAD21 A_CAD20 A_CAD19 A_CAD18 A_CAD17 A_CAD16 A_CAD15 A_CAD14 A_CAD13 A_CAD12 A_CAD11 A_CAD10 A_CAD9 A_CAD8 A_CAD7 A_CAD6 A_CAD5 A_CAD4 A_CAD3 A_CAD2 A_CAD1 A_CAD0 E03 D01 D02 D03 E05 B03 A03 E06 C05 B05 A05 B06 A06 C07 B07 B10 G10 F10 C11 B11 A11 E11 C12 A12 E12 B13 C13 B14 A14 C14 F12 A15 B_CAD31 B_CAD30 B_CAD29 B_CAD28 B_CAD27 B_CAD26 B_CAD25 B_CAD24 B_CAD23 B_CAD22 B_CAD21 B_CAD20 B_CAD19 B_CAD18 B_CAD17 B_CAD16 B_CAD15 B_CAD14 B_CAD13 B_CAD12 B_CAD11 B_CAD10 B_CAD9 B_CAD8 B_CAD7 B_CAD6 B_CAD5 B_CAD4 B_CAD3 B_CAD2 B_CAD1 B_CAD0 E13 A16 E14 B16 A17 F14 D17 C19 F15 E18 G15 F17 H14 F19 H15 K18 K13 K14 L17 L18 L19 L15 M18 M19 L13 N17 N18 M14 M15 P18 P19 P17 I/O CardBus address and data. These signals make up the multiplexed CardBus address and data bus on the CardBus interface. During the address phase of a CardBus cycle, CAD31–CAD0 contain a 32-bit address. During the data phase of a CardBus cycle, CAD31–CAD0 contain data. CAD31 is the most significant bit. A_CC/BE3 A_CC/BE2 A_CC/BE1 A_CC/BE0 B04 A07 C10 B12 B_CC/BE3 B_CC/BE2 B_CC/BE1 B_CC/BE0 D18 G17 K17 M17 I/O CardBus bus commands and byte enables. CC/BE3–CC/BE0 are multiplexed on the same CardBus terminals. During the address phase of a CardBus cycle, CC/BE3–CC/BE0 define the bus command. During the data phase, this 4-bit bus is used as byte enables. The byte enables determine which byte paths of the full 32-bit data bus carry meaningful data. CC/BE0 applies to byte 0 (CAD7–CAD0), CC/BE1 applies to byte 1 (CAD15–CAD8), CC/BE2 applies to byte 2 (CAD23–CAD16), and CC/BE3 applies to byte 3 (CAD31–CAD24). A_CPAR A09 B_CPAR J18 I/O CardBus parity. In all CardBus read and write cycles, the PCI7x20 device calculates even parity across the CAD and CC/BE buses. As an initiator during CardBus cycles, the PCI7x20 device outputs CPAR with a one-CCLK delay. As a target during CardBus cycles, the PCI7x20 device compares its calculated parity to the parity indicator of the initiator; a compare error results in a parity error assertion. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
