AR0238CSSC12SHRA0-DP datasheet(13/26 Pages) ONSEMI

13 / 26 page

AR0238

www.onsemi.com

• Embedded Data:

If enabled, these are displayed on the two rows

immediately before the first active pixel row is

displayed.

• Embedded Statistics:

If enabled, these are displayed on the two rows

immediately after the last active pixel row is displayed.

MULTI−CAMERA SYNCHRONIZATION

SLAVE MODE

The slave mode feature of the AR0238 supports triggering

the start of a frame readout from an input signal that is

supplied from an external ASIC. The slave mode signal

allows for precise control of frame rate and register change

updates

Context Switching and Register Updates

The user has the option of using the highly configurable

context memory

, or a simplified implementation in which

only a subset of registers is available for switching

. The

AR0238 supports a highly configurable context switching

RAM of size 256 x 16

. Within this Context Memory,

changes to any register may be stored. The register set for

each context must be the same

, but the number of contexts

and registers per context are limited only by the size of the

context memory

Alternatively, the user may switch between two

predefined register sets A and B by writing to a context

switch change bit

. When the context switch is configured to

context A the sensor will reference the context A registers

If the context switch is changed from A to B during the

readout of frame n, the sensor will then reference the context

B coarse_integration_time registers in frame n+1 and all

other context B registers at the beginning of reading frame

n+2

. The sensor will show the same behavior when changing

from context B to context A

. The registers listed in Table 5

are context−switchable:

Table 5. LIST OF CONFIGURABLE REGISTERS FOR CONTEXT A AND CONTEXT B

Context A

Context B

coarse_integration_time

coarse_integration_time_cb

line_length_pck

line_length_pck_cb

frame_length_lines

frame_length_lines_cb

row_bin

row_bin_cb

col_bin

col_bin_cb

fine_gain

fine_gain_cb

coarse_gain

coarse_gain_cb

coarse_integration_time2

coarse_integration_time2_cb

dcg_manual_set

dcg_manual_set_cb

dcg_manual_set_t1

dcg_manual_set_t1_cb

bypass_pix_comb

bypass_pix_cb

coarse_gain_t1

coarse_gain_t1_cb

fine_gain_t1

fine_gain_t1_cb

x_addr_start

x_addr_start_cb

y_addr_start

y_addr_start_cb

x_addr_end

x_addr_end_cb

y_addr_end

y_addr_end_cb

y_odd_inc

y_odd_inc_cb

x_odd_inc

x_odd_inc_cb

green1_gain

green1_gain_cb

blue_gain

blue_gain_cb

red_gain

red_gain_cb

green2_gain

green2_gain_cb

global_gain

global_gain_cb

operation_mode_ctrl

operation_mode_ctrl_cb

bypass_pix_comb

bypass_pix_comb_cb

AR0238CSSC12SHRA0-DP 数据表(PDF) 13 Page - ON Semiconductor

AR0238CSSC12SHRA0-DP 数据表(HTML) 13 Page - ON Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26

数据表下载