数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD7980BCPZ-R2 数据表(PDF) 21 Page - Analog Devices

部件名 AD7980BCPZ-R2
功能描述  16-Bit, 1 MSPS, PulSAR ADC in MSOP/LFCSP
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD7980BCPZ-R2 数据表(HTML) 21 Page - Analog Devices

Back Button AD7980BCPZ-R2 Datasheet HTML 17Page - Analog Devices AD7980BCPZ-R2 Datasheet HTML 18Page - Analog Devices AD7980BCPZ-R2 Datasheet HTML 19Page - Analog Devices AD7980BCPZ-R2 Datasheet HTML 20Page - Analog Devices AD7980BCPZ-R2 Datasheet HTML 21Page - Analog Devices AD7980BCPZ-R2 Datasheet HTML 22Page - Analog Devices AD7980BCPZ-R2 Datasheet HTML 23Page - Analog Devices AD7980BCPZ-R2 Datasheet HTML 24Page - Analog Devices AD7980BCPZ-R2 Datasheet HTML 25Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 28 page
background image
Data Sheet
AD7980
Rev. F | Page 19 of 26
3-WIRE CS MODE WITH BUSY INDICATOR
This mode is usually used when a single AD7980 is connected
to an SPI-compatible digital host having an interrupt input.
The connection diagram is shown in Figure 33, and the
corresponding timing is given in Figure 34.
With SDI tied to VIO, a rising edge on CNV initiates a
conversion, selects the CS mode, and forces SDO to high
impedance. SDO is maintained in high impedance until the
completion of the conversion irrespective of the state of CNV.
Prior to the minimum conversion time, CNV can be used to
select other SPI devices, such as analog multiplexers, but CNV
must be returned low before the minimum conversion time
elapses and then held low for the maximum conversion time to
guarantee the generation of the busy signal indicator. When the
conversion is complete, SDO goes from high impedance to low.
With a pull-up on the SDO line, this transition can be used as an
interrupt signal to initiate the data reading controlled by the
digital host. The AD7980 then enters the acquisition phase and
powers down. The data bits are clocked out, MSB first, by
subsequent SCK falling edges. The data is valid on both SCK
edges. Although the rising edge can be used to capture the data,
a digital host using the SCK falling edge allows a faster reading
rate provided it has an acceptable hold time. After the optional
17th SCK falling edge or when CNV goes high, whichever is
earlier, SDO returns to high impedance.
If multiple AD7980 devices are selected at the same time, the
SDO output pin handles this contention without damage or
induced latch-up. Meanwhile, it is recommended to keep this
contention as short as possible to limit extra power dissipation.
Figure 33. 3-Wire CS Mode with Busy Indicator
Connection Diagram (SDI High)
Figure 34. 3-Wire CS Mode with Busy Indicator Serial Interface Timing (SDI High)
AD7980 SDO
SDI
DATA IN
IRQ
DIGITAL HOST
CONVERT
CLK
VIO
VIO
47kΩ
CNV
SCK
tCONV
tCNVH
tCYC
AQUISITION
AQUISITION
tACQ
tSCK
tSCKH
tSCKL
CONVERSION
SCK
CNV
SDI = 1
SDO
D15
D14
D1
D0
tHSDO
1
2
3
15
16
17
tDSDO
tDIS



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com