数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

LTC6915IGN 数据表(PDF) 5 Page - Linear Technology

部件名 LTC6915IGN
功能描述  Zero Drift, Precision Instrumentation Amplifier with Digitally Programmable Gain
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  LINER [Linear Technology]
网页  http://www.linear.com
标志 LINER - Linear Technology

LTC6915IGN 数据表(HTML) 5 Page - Linear Technology

  LTC6915IGN Datasheet HTML 1Page - Linear Technology LTC6915IGN Datasheet HTML 2Page - Linear Technology LTC6915IGN Datasheet HTML 3Page - Linear Technology LTC6915IGN Datasheet HTML 4Page - Linear Technology LTC6915IGN Datasheet HTML 5Page - Linear Technology LTC6915IGN Datasheet HTML 6Page - Linear Technology LTC6915IGN Datasheet HTML 7Page - Linear Technology LTC6915IGN Datasheet HTML 8Page - Linear Technology LTC6915IGN Datasheet HTML 9Page - Linear Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 16 page
background image
LTC6915
5
6915f
The q denotes the specifications which apply over the full operating
temperature range, otherwise specifications are at TA = 25°C.
ELECTRICAL CHARACTERISTICS
SYMBOL
PARAMETER
CONDITIONS
MIN
TYP
MAX
UNITS
V+ = 5V, V= –5V, VREF = 0V
SHDN and HOLD_THRU Input Current (Note 2)
q
5
µA
Internal Op Amp Gain Bandwidth
200
kHz
Slew Rate
0.2
V/
µs
Internal Sampling Frequency
3
kHz
Digital I/O, All Digital I/O Voltage Referenced to DGND
VIH
Digital Input High Voltage
q
2.0
V
VIL
Digital Input Low Voltage
q
0.8
V
VOH
Digital Output High Voltage
Sourcing 500
µA
q
V+ – 0.3
V
VOL
Digital Output Low Voltage
Sinking 500
µA
q
0.3
V
Digital Input Leakage
V+ = 5V, V= –5V, VIN = 0V to 5V
q
±2
µA
Timing, V+ = 2.7V to 4.5V, V= 0V (Note 7)
t1
DIN Valid to CLK Setup
q
60
ns
t2
DIN Valid to CLK Hold
q
0ns
t3
CLK Low
q
100
ns
t4
CLK High
q
100
ns
t5
CS/LD Pulse Width
q
60
ns
t6
LSB CLK to CS/LD
q
60
ns
t7
CS/LD Low to CLK
q
30
ns
t8
DOUT Output Delay
CL = 15pF
q
125
ns
t9
CLK Low to CS/LD Low
q
0ns
Timing, V+ = 4.5V to 5.5V, V= 0V (Note 7)
t1
DIN Valid to CLK Setup
q
30
ns
t2
DIN Valid to CLK Hold
q
0ns
t3
CLK Low
q
50
ns
t4
CLK High
q
50
ns
t5
CS/LD Pulse Width
q
40
ns
t6
LSB CLK to CS/LD
q
40
ns
t7
CS/LD Low to CLK
q
20
ns
t8
DOUT Output Delay
CL = 15pF
q
85
ns
t9
CLK Low to CS/LD Low
q
0ns
Timing, Dual
±4.5V to ±5.5V Supplies (Note 7)
t1
DIN Valid to CLK Setup
q
30
ns
t2
DIN Valid to CLK Hold
q
0ns
t3
CLK High
q
50
ns
t4
CLK Low
q
50
ns
t5
CS/LD Pulse Width
q
40
ns
t6
LSB CLK to CS/LD
q
40
ns
t7
CS/LD Low to CLK
q
20
ns
t8
DOUT Output Delay
CL = 15pF
q
85
ns
t9
CLK Low to CS/LD Low
q
0ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com