数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ML145053 数据表(PDF) 3 Page - LANSDALE Semiconductor Inc.

部件名 ML145053
功能描述  10-Bit A/D Converter With Serial Interface
PDF  15 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  LANSDALE [LANSDALE Semiconductor Inc.]
网页  http://www.lansdale.com
标志 LANSDALE - LANSDALE Semiconductor Inc.

ML145053 数据表(HTML) 3 Page - LANSDALE Semiconductor Inc.

  ML145053_08 Datasheet HTML 1Page - LANSDALE Semiconductor Inc. ML145053_08 Datasheet HTML 2Page - LANSDALE Semiconductor Inc. ML145053_08 Datasheet HTML 3Page - LANSDALE Semiconductor Inc. ML145053_08 Datasheet HTML 4Page - LANSDALE Semiconductor Inc. ML145053_08 Datasheet HTML 5Page - LANSDALE Semiconductor Inc. ML145053_08 Datasheet HTML 6Page - LANSDALE Semiconductor Inc. ML145053_08 Datasheet HTML 7Page - LANSDALE Semiconductor Inc. ML145053_08 Datasheet HTML 8Page - LANSDALE Semiconductor Inc. ML145053_08 Datasheet HTML 9Page - LANSDALE Semiconductor Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 15 page
background image
www.lansdale.com
Page 3 of 15
Issue A
ML145053
LANSDALE Semiconductor, Inc.
A/D CONVERTER ELECTRICAL CHARACTERISTICS
(Full Temperature and Voltage Ranges per Operation Ranges Table)
Characteristic
Definition and Test Conditions
Guaranteed
Limit
Unit
Resolution
Number of bits resolved by the A/D converter
10
Bits
Maximum Nonlinearity
Maximum difference between an ideal and an actual ADC transfer function
±
1
LSB
Maximum Zero Error
Difference between the maximum input voltage of an ideal and an actual
ADC for zero output code
±
1
LSB
Maximum Full-Scale Error
Difference between the minimum input voltage of an ideal and an actual
ADC for full-scale output code
±
1
LSB
Maximum Total Unadjusted Error
Maximum sum of nonlinearity, zero error, and full-scale error
±
1
LSB
Maximum Quantization Error
Uncertainty due to converter resolution
±
1/2
LSB
Absolute Accuracy
Difference between the actual input voltage and the full-scale weighted
equivalent of the binary output code, all error sources included
±
1-1/2
LSB
Maximum Conversion Time
Total time to perform a single analog-to-digital conversion
44
µ
s
Data Transfer Time
Total time to transfer digital serial data into and out of the device
10 to 16
SCLK
cycles
Sample Acquisition Time
Analog input acquisition time window
6
SCLK
cycles
Minimum Total Cycle Time
Total time to transfer serial data, sample the analog input, and perform the
conversion; SCLK = 2.1 MHz
49
µ
s
Maximum Sample Rate
Rate at which analog inputs may be sampled; SCLK = 2.1 MHz
20.4
ks/s



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com