| 数据搜索系统,热门电子元器件搜索 |
|
AC101L-DS06-R 数据表(PDF) 43 Page - Broadcom Corporation. |
|
|
|||||||||||||||||||||||||||||
AC101L-DS06-R 数据表(HTML) 43 Page - Broadcom Corporation. |
|
43 / 54 page ![]() Preliminary Data Sheet AC101L 8/9/04 B roa dcom Co rpo rat ion Document AC101L-DS06-R 10BASE-T MII Transmit System Timing Page 33 10BASE-T MII TRANSMIT SYSTEM TIMING Figure 7: 10BASE-T Transmit Timing Table 40: 10BASE-T MII Transmit System Timing Parameter SYM Conditions Min Typ Max Units TX_CLK period tCK – 399.98 400.00 400.02 ns TX_CLK high period tCKH – 180.00 200.00 220.00 ns TX_CLK low period tCKL – 180.00 200.00 220.00 ns TXEN to SOP tTJ – 240 – 360 ns TXEN sampled to CRS tTCSA RPTR is logic low – – 130 ns TXEN sampled to COL tTCLA RPTR is logic low – – 300 ns !TXEN to EOP tTJ – 240 – 360 ns !TXEN sampled to !CRS tTCSD RPTR is logic low – – 130 ns !TXEN sampled to !COL tTCLD RPTR is logic low – – 300 ns TX propagation delay tTJ From TXD[3:0] to TXOP/N 240 – 360 ns TXD[3:0], TXEN, TXER setup tTXS From rising edge of TX_CLK 10 – – ns TXD[3:0], TXEN, TXER hold tTXH From rising edge of TX_CLK 0 – – ns tTX_T X CRS TX_CLK TXEN TXD[3:0] TX_ER TXOP/N COL tCK tCKH tCKL tTXS tTXH tTCS A tTCS D tTCLA tTCLD Start of Packet End of Packet tT J tT J tTJ tTJ tTX_TX tTCSD tTCSA |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |