| 数据搜索系统,热门电子元器件搜索 |
|
AC101L-DS06-R 数据表(PDF) 18 Page - Broadcom Corporation. |
|
|
|||||||||||||||||||||||||||||
AC101L-DS06-R 数据表(HTML) 18 Page - Broadcom Corporation. |
|
18 / 54 page ![]() AC101L Preliminary Data Sheet 8/9/04 B roa dcom Co rpo rat ion Page 8 Pin Descriptions Document AC101L-DS06-R 20 BURNIN/ LED0 BU BURNIN: Resets read input. Set Active LOW to put the chip in burn-in test mode. LED0 (output): active LOW, the default behavior is ON when the chip is in link-up condition, and is BLINK when the chip detects transmit or receive activity. 21 SPD100/ LED1 BU SPD100: Resets read input. If ANEN is Low, SPD100 sets the TP port speed in register 0. If ANEN is High, SPD100 is used to set 100 Mbps half-duplex and 100 Mbps full-duplex bits in register 4. LED1 (output): active LOW. The default behavior is ON when the chip is operating at 100 Mbps and is OFF when the chip is operating at 10 Mbps. 22 DUPLEX/ LED2 BU DUPLEX: Resets read input. If ANEN is Low, DUPLEX sets the TP port in full-duplex mode in register 0. If ANEN is High, DUPLEX is used to set 10 Mbps FDX and 100 Mbps FDX bits in register 4. LED2 (output): active LOW. The default behavior is ON when the chip is operating in full-duplex mode and is OFF when the chip is operating in half-duplex mode. 23 ANEN/LED3 BU ANEN (resets read input): Auto-negotiation enable for the twisted-pair port. Pull high to enable auto-negotiation. Pull low to disable auto-negotiation. LED3 (output): active LOW. The default behavior is BLINK when the chip detect collision is in half-duplex mode. 24 PDOWN BU PDOWN (input): Power-down input. This pin must be pulled high externally for normal operation. Pulling this pin low puts both the TP and fiber port into power-down mode. This is a regular input, not a reset read signal. 25 VCC P +2.5V power supply. 26 RXN A Receive. For TP port in MDI mode. Transmit. For TP port in MDIX mode. 27 RXP A Receive +. For TP port in MDI mode. Transmit +. For TP port in MDIX mode. 28 SD/FXEN AI SD/FXEN (analog input): This pin must be pulled low externally for normal TP mode. Connect to fiber module to enable FX mode; also serves as signal detect input. 29 GND G Ground. 30 GND G Ground. 31 RBIAD A Bias resistor connection. Connect to a 10K 1% resistor to GND. 32 VCCPLL P +2.5V supply for analog bias, PLL modules. 33 GND G Ground. 34 TXN A Transmit. In MDI mode. Receive. In MDIX mode. 35 TXP A Transmit +. In MDI mode. Receive +. In MDIX mode. 36 VCC25OUT P +2.5VCC out from the on-chip regulator. 37 GND G Ground. 38 GND G Ground. 39 XO A XTAL output. 40 XI A XTAL input. In MII Mode: XI and XO is designed to connect to a 25 MHz., 50 PPM XTAL or 25 MHz OSC. 41 VCC33IN P 3.3V Power supply input. 42 RST I U Reset input. active LOW. 43 MDIO BU MDIO (input/ output): Management data I/O. This serial input/output pin is used to read from and write to the MII register. The data value on the MDIO pin is valid and latched on the rising edge of the MDC. This pin requires a 1 k Ω resistor pull-up. 44 MDC ID MDC (input): Management data clock. This pin must be pulled low externally for normal operation. The MDC clock input must be provided to allow MII management function. This pin has a Schmitt trigger input. 45 PHYAD1/ RXD3 BD PHYAD1: Resets read input. Pull high or low to set the PHY Address bit 1 for MII management function. RXD3: Receives the data output signal in the MII interface. 46 PHYAD2/ RXD2 BD PHYAD2: Resets read input. Pull high or low to set the PHY Address bit 2 for MII management function. RXD2: Receives the data output signal in the MII interface. 47 PHYAD3/ RXD1 BD PHYAD3 (Reset Read Input): Pull High or Low to set the PHY Address bit 3 for MII management function. RXD1: Receive data output signal in MII interface. 48 PHYAD4/ RXD0 BD PHYAD4: Resets read input. Pull high or low to set the PHY Address bit 4 for MII management function. RXD0: Receives the data output signal in the MII interface. Table 2: Pinout and Signal Definitions (Cont.) Pin Number Pin Name Type Description |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |