数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AC101L-DS00-R 数据表(PDF) 32 Page - Broadcom Corporation.

部件名 AC101L-DS00-R
功能描述  Ultra Low-Power 10/100 Ethernet Transceiver with Auto-MDIX
PDF  54 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  BOARDCOM [Broadcom Corporation.]
网页  http://www.broadcom.com
标志 BOARDCOM - Broadcom Corporation.

AC101L-DS00-R 数据表(HTML) 32 Page - Broadcom Corporation.

Back Button AC101L-DS00-R Datasheet HTML 28Page - Broadcom Corporation. AC101L-DS00-R Datasheet HTML 29Page - Broadcom Corporation. AC101L-DS00-R Datasheet HTML 30Page - Broadcom Corporation. AC101L-DS00-R Datasheet HTML 31Page - Broadcom Corporation. AC101L-DS00-R Datasheet HTML 32Page - Broadcom Corporation. AC101L-DS00-R Datasheet HTML 33Page - Broadcom Corporation. AC101L-DS00-R Datasheet HTML 34Page - Broadcom Corporation. AC101L-DS00-R Datasheet HTML 35Page - Broadcom Corporation. AC101L-DS00-R Datasheet HTML 36Page - Broadcom Corporation. Next Button
Zoom Inzoom in Zoom Outzoom out
 32 / 54 page
background image
AC101L
Preliminary Data Sheet
8/9/04
B roa dcom Co rpo rat ion
Page 22
Common Registers
Document
AC101L-DS06-R
REGISTER 24: CRC FOR RECENT RECEIVED PACKET
COMMON REGISTERS
The following registers are mapped to Reg28-31 on the TP PHY. Reg28.[15:12] is used as page selection. There are multiple
pages of Reg29-31, depends on the value of Reg28[15:12].
COMMON REGISTER 0 (MAP TO REG28) MODE CONTROL REGISTER
23.6
MDIX state
Only valid when register 23.7 is set to 1.
0 = MDI
1= MDIX
RW
0
23.5
Reserved
RO
0
23.[4:0]
Reserved
RO
XXXXX
Table 21: Register 24: CRC for Recent Received Packet
Bit
Name
Description
Mode
Default
24.[15:0]
CRC16
Displays CRC16 value. For system-level test purposes.
RC
0000H
Table 22: Common Register 0 (Map to Reg. 28) Mode Control Register
Bit
Name
Description
Mode
Default
A.28.[15:12
]
Page Selection
Selects multiple common register pages.
RW
0000
A.28.[11:7]
Reserved
Reserved.
RO
0000
A.28.6
MII_enable
1 = Enables MII interface.
RW
1
A.28.5
Reserved
Reserved.
RO
0
A.28.4
Reserved
Reserved.
RW
0
A.28.3
Reserved
Reserved.
RO
0
A.28.2
Act select
Selects activity event.
0 = Receive activity.
1 = TX or RX activity.
RW
1
A.28.1
Reserved
RO
0
A.28.0
Reserved
RO
0
Table 20: Register 23: Operation Mode Register (Cont.)
Bit
Name
Description
Mode
Default



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com