| 数据搜索系统,热门电子元器件搜索 |
|
5220-DS01-R 数据表(PDF) 39 Page - Broadcom Corporation. |
|
|
|||||||||||||||||||||||||||||
5220-DS01-R 数据表(HTML) 39 Page - Broadcom Corporation. |
|
39 / 90 page ![]() Preliminary Data Sheet BCM5220 04/20/04 Broa d c om Co rp o r a t i o n Document 5220-DS04-405-R MII Status Register Page 27 10BASE-T Half-Duplex Capability The BCM5220 is capable of 10BASE-T half-duplex operation, and returns a 1 when bit 11 of the Status register is read. Reserved Bits Ignore the BCM5220 output when these bits are read. Preamble Suppression This bit is the only writable bit in the Status register. Setting this bit to a 1 allows subsequent MII management frames to be accepted with or without the standard preamble pattern. When preamble suppression is enabled, only 2 preamble bits are required between successive management commands, instead of the normal 32. Auto-Negotiation Complete Returns a 1 if auto-negotiation process has been completed and the contents of registers 4, 5, and 6 are valid. Remote Fault The PHY returns a 1 on bit 4 of the status register when its link partner has signalled a far-end fault condition. When a far- end fault occurs, the bit is latched at 1 and remains so until the register is read and the remote fault condition has been cleared. Auto-Negotiation Capability The BCM5220 is capable of performing IEEE auto-negotiation, and returns a 1 when bit 4 of the Status register is read, regardless of whether the auto-negotiation function has been disabled. Link Status The BCM5220 returns a 1 on bit 2 of the Status register when the link state machine is in link pass, indicating that a valid link has been established. Otherwise, it returns 0. When a link failure occurs after the link pass state has been entered, the link status bit is etched at 0 and remains so until the bit is read. After the bit is read, it becomes 1 when the link pass state is entered again. Jabber Detect 10BASE-T operation only. The BCM5220 returns a 1 on bit 1 of the Status register if a jabber condition has been detected. After the bit is read once, or if the chip is reset, it reverts to 0. Extended Capability The BCM5220 supports extended capability registers, and returns a 1 when bit 0 of the Status register is read. Several extended registers have been implemented in the BCM5220, and their bit functions are defined later in this section. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |