DS3151 datasheet(32/60 Pages) DALLAS

32 / 60 page

DS3151/DS3152/DS3153/DS3154 Single/Dual/Triple/Quad DS3/E3/STS-1 LIUs

32 of 60

12.

JTAG TEST ACCESS PORT AND BOUNDARY SCAN

12.1 JTAG Description

The DS315x LIUs support the standard instruction codes SAMPLE/PRELOAD, BYPASS, and EXTEST. Optional

public instructions included are HIGHZ, CLAMP, and IDCODE. Figure 12-1 features a block diagram. The LIUs

contain the following items, which meet the requirements set by the IEEE 1149.1 Standard Test Access Port and

Boundary Scan Architecture:

Test Access Port (TAP)

TAP Controller

Instruction Register

Bypass Register

Boundary Scan Register

Device Identification Register

The TAP has the necessary interface pins, namely JTCLK,

JTRST, JTDI, JTDO, and JTMS. Details on these pins

can be found in Section 4. Details about the boundary scan architecture and the TAP can be found in IEEE 1149.1-

1990, IEEE 1149.1a-1993, and IEEE 1149.1b-1994.

Figure 12-1. JTAG Block Diagram

BOUNDARY

SCAN

IDENTIFICATION

BYPASS

INSTRUCTION

TEST ACCESS PORT

CONTROLLER

SELECT

TRI-STATE

JTDI

10k

JTMS

10k

JTCLK

JTRST

10k

JTDO

DS3151 数据表(PDF) 32 Page - Dallas Semiconductor

DS3151 数据表(HTML) 32 Page - Dallas Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

数据表下载