DS3151 datasheet(37/60 Pages) DALLAS

37 / 60 page

DS3151/DS3152/DS3153/DS3154 Single/Dual/Triple/Quad DS3/E3/STS-1 LIUs

37 of 60

13.

ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS

Voltage Range on Any Lead with Respect to VSS (except VDD)

-0.3V to +5.5V

Supply Voltage Range (VDD) with Respect to VSS

-0.3V to +3.63V

Ambient Operating Temperature Range

-40°C to +85°C

Junction Operating Temperature Range

-40°C to +125°C

Storage Temperature Range

-55°C to +125°C

Soldering Temperature

See IPC/JEDEC J-STD-020A Specification

Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only,

and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is

not implied. Exposure to the absolute maximum rating conditions for extended periods may affect device. Ambient operating temperature range

when device is mounted on a four-layer JEDEC test board with no airflow.

Note: The typical values listed in Tables 13-A through 13-I are not production tested.

Table 13-A. Recommended DC Operating Conditions

(TA = -40°C to +85°C)

PARAMETER

SYMBOL

CONDITIONS

MIN

TYP

MAX

UNITS

Logic 1

VIH

2.0

5.5

Logic 0

VIL

-0.3

+0.8

Supply Voltage

VDD

3.135

3.3

3.465

Table 13-B. DC Characteristics

(VDD = 3.3V

±5%, TA = -40°C to +85°C.)

PARAMETER

SYMBOL

CONDITIONS

MIN

TYP

MAX

UNITS

DS3151

100

DS3152

200

DS3153

300

Supply Current (Note 1)

IDD

DS3154

400

DS3151

DS3152

150

DS3153

225

Supply Current, Transmitters Tri-Stated

(All

TTSn Low) (Note 2)

IDDTTS

DS3154

300

Power-Down Current (All TPD, RPD

Control Bits High)

IDDPD

DS315x (Note 2)

Lead Capacitance

CIO

Input Leakage

IIL

(Note 3)

-50

+10

Output Leakage (when High-Z)

ILO

(Note 3)

-10

+10

Output Voltage (IO = -4.0mA)

VOH

2.4

VDD

Output Voltage (IO = +4.0mA)

VOL

0.4

Note 1: TCLKn = STMCLK = 51.84MHz; TXPn/TXNn driving all ones into 75

W resistive loads; analog loopback enabled; all other inputs at VDD

or grounded; all other outputs open.

Note 2: TCLKn = STMCLK = 51.84MHz; other inputs at VDD or grounded; digital outputs left open circuited.

Note 3: 0V < VIN < VDD.

DS3151 数据表(PDF) 37 Page - Dallas Semiconductor

DS3151 数据表(HTML) 37 Page - Dallas Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

数据表下载