| 数据搜索系统,热门电子元器件搜索 |
|
DS3151 数据表(PDF) 45 Page - Dallas Semiconductor |
|
|
|||||||||||||||||||||||||||||
DS3151 数据表(HTML) 45 Page - Dallas Semiconductor |
|
45 / 60 page ![]() DS3151/DS3152/DS3153/DS3154 Single/Dual/Triple/Quad DS3/E3/STS-1 LIUs 45 of 60 Table 13-I. JTAG Interface Timing (VDD = 3.3V ±5%, TA = -40°C to +85°C.) (Figure 13-5) PARAMETER SYMBOL MIN TYP MAX UNITS JTCLK Clock Period t1 1000 ns JTCLK Clock High/Low Time (Note 23) t2/t3 50 500 ns JTCLK to JTDI, JTMS Setup Time t4 50 ns JTCLK to JTDI, JTMS Hold Time t5 50 ns JTCLK to JTDO Delay t6 2 50 ns JTCLK to JTDO High-Z Delay (Note 24) t7 2 50 ns JTRST Width Low Time t8 100 ns Note 23: Clock can be stopped high or low. Note 24: Not tested during production test. Figure 13-5. JTAG Timing Diagram t1 JTDO t4 t5 t2 t3 t7 JTDI, JTMS, JTRST t6 JTRST t8 JTCLK |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |