数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADE7760ARS 数据表(PDF) 8 Page - Analog Devices

部件名 ADE7760ARS
功能描述  Energy Metering IC with On-Chip Fault Detection
PDF  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADE7760ARS 数据表(HTML) 8 Page - Analog Devices

Back Button ADE7760ARS Datasheet HTML 4Page - Analog Devices ADE7760ARS Datasheet HTML 5Page - Analog Devices ADE7760ARS Datasheet HTML 6Page - Analog Devices ADE7760ARS Datasheet HTML 7Page - Analog Devices ADE7760ARS Datasheet HTML 8Page - Analog Devices ADE7760ARS Datasheet HTML 9Page - Analog Devices ADE7760ARS Datasheet HTML 10Page - Analog Devices ADE7760ARS Datasheet HTML 11Page - Analog Devices ADE7760ARS Datasheet HTML 12Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 24 page
background image
ADE7760
Rev. 0 | Page 8 of 24
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
ADE7760
TOP VIEW
(Not to Scale)
REFIN/OUT
9
S0
12
SCF
10
S1
11
VDD
1
F1
20
V1A
2
F2
19
V1B
3
CF
18
V1N
4
DGND
17
V2N
5
REVP
16
V2P
6
FAULT
15
NC
7
RCLKIN
14
AGND
8
INT
13
NC = NO CONNECT
Figure 3. Pin Configuration (SSOP)
Table 4. Pin Function Descriptions
Pin No.
Mnemonic
Description
1
VDD
Power Supply. This pin provides the supply voltage for the digital circuitry in the ADE7760. The supply
voltage should be maintained at 5 V ± 5% for specified operation. This pin should be decoupled with a
10 µF capacitor in parallel with a ceramic 100 nF capacitor.
2, 3
V1A, V1B
Analog Inputs for Channel 1 (Current Channel). These inputs are fully differential voltage inputs with
maximum differential input signal levels of ±660 mV with respect to V1N for specified operation. The
maximum signal level at these pins is ±1 V with respect to AGND. Both inputs have internal ESD
protection circuitry, and an overvoltage of ±6 V can also be sustained on these inputs without risk of
permanent damage.
4
V1N
Negative Input Pin for Differential Voltage Inputs V1A and V1B. The maximum signal level at this pin is
±1 V with respect to AGND. The input has internal ESD protection circuitry, and an overvoltage of ±6 V
can also be sustained on these inputs without risk of permanent damage. The input should be directly
connected to the burden resistor and held at a fixed potential, that is, AGND. See the Analog Inputs
section.
5
V2N
Negative Input Pin for Differential Voltage Input V2P. The maximum signal level at this pin is ±1 V with
respect to AGND. The input has internal ESD protection circuitry, and an overvoltage of ±6 V can also be
sustained on these inputs without risk of permanent damage. The input should be held at a fixed
potential, that is, AGND. See the Analog Inputs section.
6
V2P
Analog Inputs for Channel 2 (Voltage Channel). This input is fully differential voltage input with
maximum differential input signal levels of ±660 mV with respect to V2N for specified operation. The
maximum signal level at these pins is ±1 V with respect to AGND. This input has internal ESD protection
circuitry, and an overvoltage of ±6 V can also be sustained on these inputs without risk of permanent
damage.
7
NC
Not Connected. Nothing should be connected to this pin.
8
AGND
This pin provides the ground reference for the analog circuitry in the ADE7760, that is, ADCs and
reference. This pin should be tied to the analog ground plane of the PCB. The analog ground plane is the
ground reference for all analog circuitry such as antialiasing filters, and current and voltage transducers.
For good noise suppression, the analog ground plane should be connected only to the digital ground
plane at the DGND pin.
9
REFIN/OUT
This pin provides access to the on-chip voltage reference. The on-chip reference has a nominal value of
2.5 V ± 8% and a typical temperature coefficient of 30 ppm/°C. An external reference source can also be
connected at this pin. In either case, this pin should be decoupled to AGND with a 1 μF ceramic
capacitor and 100 nF ceramic capacitor.
10
SCF
Select Calibration Frequency. This logic input is used to select the frequency on the calibration output
CF. Table 6 shows how the calibration frequencies are selected.
11, 12
S1, S0
These logic inputs are used to select one of four possible frequencies for the digital-to-frequency
conversion. This offers the designer greater flexibility when designing the energy meter. See the
Selecting a Frequency for an Energy Meter Application section.
13
INT
This pin is internally used and should be connected to DGND.
14
RCLKIN
To enable the internal oscillator as a clock source on the chip, a precise low temperature drift resistor at
nominal value of 6.2 kΩ must be connected from this pin to DGND.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com