| 数据搜索系统,热门电子元器件搜索 |
|
AC207-DS03-R 数据表(PDF) 23 Page - Broadcom Corporation. |
|
|
|||||||||||||||||||||||||||||
AC207-DS03-R 数据表(HTML) 23 Page - Broadcom Corporation. |
|
23 / 60 page ![]() Preliminary Data Sheet AC207 07/08/02 B roa dcom Document AC207-DS04-405-R Pin Descriptions Page 13 Table 5: MII (Media Independent) Pins Pin Name Pin # Type Description MII_TXD3 MII_TXD2 MII_TXD1 MII_TXD0 44 43 42 41 I,D MII transmit data. The MAC sources MII_TXD[3:0] synchronous with MII_TXCLK when MII_TXEN is asserted. MII_TXCLK 33 O,D,S MII transmit clock. Continuous (25 MHz/2.5 MHz) clock output used by MAC to synchronize MII_TXEN, MII_TXD[3:0], and MII_TXER. MII_TXEN 40 I,D MII transmit enable. Indicates MAC has presented valid data on the MII_TXD[3:0]. MII_RXD3/MII_SPDSEL MII_RXD2/MODE3 MII_RXD1/TP125 MII_RXD0 38 37 36 35 I/O,U I/O,D I/O,U O,U MII receive data. The Phy will source MII_RXD[3:0] synchronous with MII_RXCLK when MII_RXDV is asserted. After power-on, the MII_SPDSEL is latched for port speed selec- tion. 1=100Mb, 0=10Mb MII_RXCLK 31 O,D,S MII transmit clock. continuous (25 MHz/2.5 MHz) clock output used by MAC to synchronize MII_RXDV, MII_RXD[3:0], and MII_RXER. MII_RXDV 28 O,D MII Receive data-valid. Phy has presented valid recovered on the MII_RXD[3:0]. MII_CRS 29 O,D MII carrier sense. Active when carrier has been sensed. MII_RXER 34 O,D MII receive error. Indicates Phy has received invalid symbol data. MII_COL 30 O,D MII collision detection. Active when collision is detected. Table 6: 7-wire (Serial Network Interface) Pins Pin Name Pin # Type Description SNI_TXD (MII_TXD0) 41 I,D Serial transmit data. The MAC sources SNI_TXD synchronous with SNI_TXCLK when SNI_TXEN is asserted. SNI_TXCLK (MII_TXCLK) 33 O Serial transmit clock. continuous (10 MHz) clock output used by MAC to synchronize SNI_TXEN and SNI_TXD. SNI_TXEN (MII_TXEN) 40 I,D Serial transmit enable. Indicates MAC has presented valid data on the SNI_TXD. SNI_RXD (MII_RXD0) 35 O Serial receive data. The Phy sources SNI_RXD synchronous with SNI_RXCLK when SNI_CRS is asserted. SNI_RXCLK (MII_RXCLK) 31 O Serial receive clock. Continuous (10 MHz) clock output used by MAC to synchronize SNI_CRS and SNI_RXD. SNI_CRS (MII_CRS) 29 O Serial carrier sense. Active when carrier has been sensed. SNI_COL (MII_COL) 30 O Serial collision detection. Active when collision is detected. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |