数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MP2624GL 数据表(PDF) 24 Page - Monolithic Power Systems

部件名 MP2624GL
功能描述  I2C Controlled 4.5A Single Cell USB / Adaptor Charger with Narrow VDC Power Path Management USB OTG and Shipping Mode
PDF  45 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MPS [Monolithic Power Systems]
网页  http://www.monolithicpower.com
标志 MPS - Monolithic Power Systems

MP2624GL 数据表(HTML) 24 Page - Monolithic Power Systems

Back Button MP2624GL Datasheet HTML 20Page - Monolithic Power Systems MP2624GL Datasheet HTML 21Page - Monolithic Power Systems MP2624GL Datasheet HTML 22Page - Monolithic Power Systems MP2624GL Datasheet HTML 23Page - Monolithic Power Systems MP2624GL Datasheet HTML 24Page - Monolithic Power Systems MP2624GL Datasheet HTML 25Page - Monolithic Power Systems MP2624GL Datasheet HTML 26Page - Monolithic Power Systems MP2624GL Datasheet HTML 27Page - Monolithic Power Systems MP2624GL Datasheet HTML 28Page - Monolithic Power Systems Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 45 page
background image
MP2624 – 4.5A SW CHARGER W/ I2C CONTROL, NVDC POWER PATH, USB OTG
MP2624 Rev.1.05
www.MonolithicPower.com
24
4/9/2018
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2018 MPS. All Rights Reserved.
When the detection algorithm is complete, the
DP and DM signal lines enter a high-Z (HZ) state
with an approximate 4pF capacitive load.
Input Current Limit Setting via ILIM
For safe operation, the MP2624 has an additional
hardware pin (ILIM) to adjust the maximum input
current limit. It can be set by a resistor connected
from ILIM to GND. The actual input current limit is
the lower value between the ILIM setting and the
register setting value via I2C.
Interrupt to Host (INT)
The MP2624 has an alert mechanism, which can
output an interrupt signal via INT to notify the
system of the operation by outputting a 256μs
low state INT pulse. All of the events below
trigger the INT output:
Good input source detected
USB detection completed
UVLO
Charge completed
Any fault in REG09 (Watchdog timer
fault, OTG fault, thermal fault, safety
timer fault, battery OVP fault, and NTC
fault)
When a fault occurs, the charger device sends
out an INT signal and latches the fault state in
REG09 until the host reads the fault register.
Before the host reads REG09, the charger device
will not send a new INT signal upon new faults
except for NTC faults. The NTC fault is not
latched and always reports the current thermistor
conditions.
In order to read the current fault status, the host
has to read REG09 two times consecutively. The
1st reads the fault register status from the last INT,
and the 2nd reads the current fault register status.
Safety Timer
The MP2624 provides both a pre-charge and
complete charge safety timer to prevent an
extended charging cycle due to abnormal battery
conditions. The total safety timer for both trickle
charge and pre-charge is 1 hour when the battery
voltage is lower than VBATT_PRE. The complete
charge safety timer starts when the battery
enters constant-current charge. The constant-
current charge safety timer can be programmed
by I2C. The safety timer feature can be disabled
via I2C. The safety timer does not operate in USB
OTG mode.
The safety timer is reset at the beginning of a
new charging cycle. Also, it can be reset by
toggling CE
--------
or write 00 and 01 sequentially to the
REG01 Bit [5:4]. The following actions restart the
safety timer:
A new charge cycle has begun.
Toggling CE
--------
from low to high to low
(charge enable)
Write REG01 Bit [5:4] from 00 to 01
(charge enable)
Write REG05 Bit [3] from 0 to 1 (safety
timer enable)
Write REG01 Bit [7] from 0 to 1
(software reset)
The timer can be refreshed after timer out when
one of the following thing happens:
The input power reset.
Toggling CE
--------
from low to high to low (charge
enable).
Writing REG01 Bit[5:4] from 00 to 01 (charge
enable).
MP2624 adjusts automatically or suspends the
timer when a fault occurs.
The timer is suspended during the conditions
below:
The battery is discharging
System OVP occurs
NTC hot or cold fault
If the input current limit, input voltage regulation,
or thermal regulation threshold is reached, the
rest of the timer is doubled by enable the 2X
timer in PPM function (REG07H Bit[6]=1). Once
the PPM operation is removed, the rest of the
timer returns to the original setting. This setting
may cause an application issue, if the IC
operates in and out of PPM frequently, the single
timer period will be divided, which causes false
timer out termination. The solution is to disable
the 2X timer function by set REG07H Bit[6] to 0.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com