AM29BDS640G datasheet(28/65 Pages) SPANSION

28 / 65 page

Am29BDS640G

25903C1 October 1, 2003

Prelimin ary

Command Definitions

Writing specific address and data commands or sequences into the command

defines the valid register command sequences. Note that writing incorrect ad-

dress and data values or writing them in the improper sequence may place the

device in an unknown state. A reset command is required to return the device to

normal operation.

Refer to the AC Characteristics section for timing diagrams.

Reading Array Data

The device is automatically set to reading array data after device power-up. No

commands are required to retrieve data in asynchronous mode. Each bank is

ready to read array data after completing an Embedded Program or Embedded

Erase algorithm.

After the device accepts an Erase Suspend command, the corresponding bank

enters the erase-suspend-read mode, after which the system can read data from

any non-erase-suspended sector within the same bank. After completing a pro-

gramming operation in the Erase Suspend mode, the system may once again

read array data with the same exception. See the “Erase Suspend/Erase Resume

Commands” section on page 35 section for more information.

The system must issue the reset command to return a bank to the read (or erase-

suspend-read) mode if DQ5 goes high during an active program or erase opera-

tion, or if the bank is in the autoselect mode. See the “Reset Command” section

on page 31 section for more information.

See also “Requirements for Asynchronous Read Operation (Non-Burst)” and “Re-

quirements for Synchronous (Burst) Read Operation” sections for more

information. The Asynchronous Read and Synchronous/Burst Read tables provide

the read parameters, and Figures 11, 13, and 18 show the timings.

Set Burst Mode Configuration Register Command Sequence

The device uses a burst mode configuration register to set the various burst pa-

rameters: number of wait states, burst read mode, active clock edge, RDY

configuration, and synchronous mode active. The burst mode configuration reg-

ister must be set before the device will enter burst mode.

The burst mode configuration register is loaded with a three-cycle command se-

quence. The first two cycles are standard unlock sequences. On the third cycle,

the data should be C0h, address bits A11–A0 should be 555h, and address bits

A19–A12 set the code to be latched. The device will power up or after a hardware

reset with the default setting, which is in asynchronous mode. The register must

be set before the device can enter synchronous mode. The burst mode configu-

ration register can not be changed during device operations (program, erase, or

sector lock).

AM29BDS640G 数据表(PDF) 28 Page - SPANSION

AM29BDS640G 数据表(HTML) 28 Page - SPANSION

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65

数据表下载