数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADRF6516ACPZ-R7 数据表(PDF) 7 Page - Analog Devices

部件名 ADRF6516ACPZ-R7
功能描述  Dual Programmable Filters and Variable Gain Amplifiers
PDF  29 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADRF6516ACPZ-R7 数据表(HTML) 7 Page - Analog Devices

Back Button ADRF6516ACPZ-R7 Datasheet HTML 3Page - Analog Devices ADRF6516ACPZ-R7 Datasheet HTML 4Page - Analog Devices ADRF6516ACPZ-R7 Datasheet HTML 5Page - Analog Devices ADRF6516ACPZ-R7 Datasheet HTML 6Page - Analog Devices ADRF6516ACPZ-R7 Datasheet HTML 7Page - Analog Devices ADRF6516ACPZ-R7 Datasheet HTML 8Page - Analog Devices ADRF6516ACPZ-R7 Datasheet HTML 9Page - Analog Devices ADRF6516ACPZ-R7 Datasheet HTML 10Page - Analog Devices ADRF6516ACPZ-R7 Datasheet HTML 11Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 29 page
background image
Data Sheet
ADRF6516
Rev. C | Page 7 of 29
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
VPSD
COMD
LE
CLK
DATA
SDO
COM
VPS
OPP1
OPM1
COM
GAIN
VOCM
COM
OPM2
OPP2
ADRF6516
TOP VIEW
(Not to Scale)
NOTES
1. CONNECT THE EXPOSED PADDLE TO
A LOW IMPEDANCE GROUND PAD.
24
23
22
21
20
19
18
17
1
2
3
4
5
6
7
8
Figure 4. Pin Configuration
Table 3. Pin Function Descriptions
Pin No.
Mnemonic
Description
1
VPSD
Digital Positive Supply Voltage: 3.15 V to 3.45 V.
2
COMD
Digital Common. Connect to external circuit common using the lowest possible impedance.
3
LE
Latch Enable. SPI programming pin. TTL levels: VLOW < 0.8 V, VHIGH > 2 V.
4
CLK
SPI Port Clock. TTL levels: VLOW < 0.8 V, VHIGH > 2 V.
5
DATA
SPI Data Input. TTL levels: VLOW < 0.8 V, VHIGH > 2 V.
6
SDO
SPI Data Output. TTL levels: VLOW < 0.8 V, VHIGH > 2 V.
7, 9, 13, 19, 22, 28
COM
Analog Common. Connect to external circuit common using the lowest possible impedance.
8, 12, 16, 25, 29
VPS
Analog Positive Supply Voltage: 3.15 V to 3.45 V.
10, 11, 30, 31
INP2, INM2,
INM1, INP1
Differential Inputs. 1600 Ω input impedance.
14
OFDS
Offset Compensation Loop Disable. Pull high to disable the offset compensation loop.
15, 26
OFS2, OFS1
Offset Compensation Loop Capacitors. Connect capacitors to circuit common.
17, 18, 23, 24
OPP2, OPM2,
OPM1, OPP1
Differential Outputs. 30 Ω output impedance. Common-mode range is 0.7 V to 2.8 V; default is VPS/2.
20
VOCM
Output Common-Mode Setpoint. Defaults to VPS/2 if left floating.
21
GAIN
Analog Gain Control. 0 V to 1 V, 15.5 mV/dB gain scaling.
27
VICM
Input Common-Mode Voltage. VPS/2 V reference. Use to reference the optimal common-mode drive
to the differential inputs.
32
ENBL
Chip Enable. Pull high to enable.
EP
Exposed Paddle. Connect the exposed paddle to a low impedance ground pad.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com