数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

M41ST95W 数据表(PDF) 13 Page - STMicroelectronics

部件名 M41ST95W
功能描述  5.0 or 3.0V, 512 bit (64 bit X 8) Serial RTC (SPI) SRAM and NVRAM Supervisor
PDF  35 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

M41ST95W 数据表(HTML) 13 Page - STMicroelectronics

Back Button M41ST95W Datasheet HTML 9Page - STMicroelectronics M41ST95W Datasheet HTML 10Page - STMicroelectronics M41ST95W Datasheet HTML 11Page - STMicroelectronics M41ST95W Datasheet HTML 12Page - STMicroelectronics M41ST95W Datasheet HTML 13Page - STMicroelectronics M41ST95W Datasheet HTML 14Page - STMicroelectronics M41ST95W Datasheet HTML 15Page - STMicroelectronics M41ST95W Datasheet HTML 16Page - STMicroelectronics M41ST95W Datasheet HTML 17Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 35 page
background image
13/35
M41ST95Y*, M41ST95W
READ and WRITE Cycles
Address and data are shifted MSB first into the Se-
rial Data Input (SDI) and out of the Serial Data
Output (SDO). Any data transfer considers the first
bit to define whether a READ or WRITE will occur.
This is followed by seven bits defining the address
to be read or written. Data is transferred out of the
SDO for a READ operation and into the SDI for a
WRITE operation. The address is always the sec-
ond through the eighth bit written after the Enable
(E) pin goes low. If the first bit is a '1,' one or more
WRITE cycles will occur. If the first bit is a '0,' one
or more READ cycles will occur (see Figure 12
and Figure 13., page 14).
Data transfers can occur one byte at a time or in
multiple byte burst mode, during which the ad-
dress pointer will be automatically incremented.
For a single byte transfer, one byte is read or writ-
ten and then E is driven high. For a multiple byte
transfer all that is required is that E continue to re-
main low. Under this condition, the address pointer
will continue to increment as stated previously. In-
crementing will continue until the device is dese-
lected by taking E high. The address will wrap to
00h after incrementing to 3Fh.
The system-to-user transfer of clock data will be
halted whenever the address being read is a clock
address (00h to 07h). Although the clock contin-
ues to maintain the correct time, this will prevent
updates of time and date during either a READ or
WRITE of these address locations by the user.
The update will resume either due to a deselect
condition or when the pointer increments to an
non-clock or RAM address (08h to 3Fh).
Note: This is true both in READ and WRITE mode.
Figure 12. READ Mode Sequence
SCL
SDI
E
SDO
2
HIGH IMPEDANCE
W/R BIT
7 BIT ADDRESS
0
MSB
DATA OUT
MSB
MSB
(BYTE 1)
DATA OUT
(BYTE 2)
1
12 13 14 15 16 17
22
3
4
5
6
7
8
9
2
0
1
3
4
5
6
7
2
0
1
3
4
5
6
7
2
0
1
3
4
5
6
7
AI04635



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com