数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TAS5805MPWPR 数据表(PDF) 39 Page - Texas Instruments

Click here to check the latest version.
部件名 TAS5805MPWPR
功能描述  23-W, Inductor-Less, Digital Input, Stereo, Closed-Loop Class-D Audio Amplifier with Enhanced Processing and Low Idle Power Dissipation
PDF  86 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI1 [Texas Instruments]
网页  http://www.ti.com
标志 TI1 - Texas Instruments

TAS5805MPWPR 数据表(HTML) 39 Page - Texas Instruments

Back Button TAS5805MPWPR Datasheet HTML 35Page - Texas Instruments TAS5805MPWPR Datasheet HTML 36Page - Texas Instruments TAS5805MPWPR Datasheet HTML 37Page - Texas Instruments TAS5805MPWPR Datasheet HTML 38Page - Texas Instruments TAS5805MPWPR Datasheet HTML 39Page - Texas Instruments TAS5805MPWPR Datasheet HTML 40Page - Texas Instruments TAS5805MPWPR Datasheet HTML 41Page - Texas Instruments TAS5805MPWPR Datasheet HTML 42Page - Texas Instruments TAS5805MPWPR Datasheet HTML 43Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 86 page
background image
39
TAS5805M
www.ti.com
SLASEH5A – MAY 2018 – REVISED JULY 2018
Product Folder Links: TAS5805M
Submit Documentation Feedback
Copyright © 2018, Texas Instruments Incorporated
9.6.1.4 I2C_PAGE_AUTO_INC Register (Offset = Fh) [reset = 0x00]
I2C_PAGE_AUTO_INC is shown in Figure 71 and described in Table 10.
Return to Summary Table.
Figure 71. I2C_PAGE_AUTO_INC Register
7
6
5
4
3
2
1
0
RESERVED
PAGE_AUTOIN
C_REG
RESERVED
R/W
R/W
R/W
Table 10. I2C_PAGE_AUTO_INC Register Field Descriptions
Bit
Field
Type
Reset
Description
7-4
RESERVED
R/W
0000
This bit is reserved
3
PAGE_AUTOINC_REG
R/W
0
Page auto increment disable
Disable page auto increment mode. for non -zero books. When end
of page is reached it goes back to 8th address location of next page
when this bit is 0. When this bit is 1 it goes to 0 th location of current
page itself like in older part.
0: Enable Page auto increment
1: Disable Page auto increment
2-0
RESERVED
R/W
000
This bit is reserved
9.6.1.5 SIG_CH_CTRL Register (Offset = 28h) [reset = 0x00]
SIG_CH_CTRL is shown in Figure 72 and described in Table 11.
Return to Summary Table.
Figure 72. SIG_CH_CTRL Register
7
6
5
4
3
2
1
0
BCK_RATIO_CONFIGURE
FS_MODE
R/W
R/W
Table 11. SIG_CH_CTRL Register Field Descriptions
Bit
Field
Type
Reset
Description
7-4
BCK_RATIO_CONFIGUR
E
R/W
0000
These bits indicate the configured BCK ratio, the number of BCK
clocks in one audio frame.
4'b0011:32FS
4'b0101:64FS
4'b0111:128FS
4'b1001:256FS
4'b1011:512FS
3-0
FS_MODE
R/W
0000
FS Speed Mode These bits select the FS operation mode, which
must be set according to the current audio sampling rate.
4 'b0000 Auto detection
4 'b0010 8KHz
4 'b0100 16KHz
4 'b0110 32KHz
4 'b1000 44.1KHz
4'b1001 48KHz
4 'b1010 88.2KHz
4 'b1011 96KHz
Others Reserved



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com